- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄231031 > SPT774CCJ (SIGNAL PROCESSING TECHNOLOGIES) 1-CH 12-BIT SUCCESSIVE APPROXIMATION ADC, PARALLEL ACCESS, CDIP28 PDF資料下載
參數(shù)資料
| 型號(hào)： | SPT774CCJ |
| 廠(chǎng)商： | SIGNAL PROCESSING TECHNOLOGIES |
| 元件分類(lèi)： | ADC |
| 英文描述： | 1-CH 12-BIT SUCCESSIVE APPROXIMATION ADC, PARALLEL ACCESS, CDIP28 |
| 封裝： | SIDE BRAZED, CERAMIC, DIP-28 |
| 文件頁(yè)數(shù)： | 7/12頁(yè) |
| 文件大?。?/td> | 113K |
| 代理商： | SPT774CCJ |
SPT
4
8/1/00
SPT774
ELECTRICAL SPECIFICATIONS
TA = TMIN to TMAX, VEE = 0 to +5 V, VDD = +5 V, fS = 117 kHz, fIN = 10 kHz, unless otherwise specified.
TEST
SPT774C
SPT774B
PARAMETER
CONDITIONS
LEVEL
MIN
TYP
MAX
MIN
TYP
MAX
UNITS
AC ELECTRICAL CHARACTERISTICS4
Convert Mode Timing
tDSC STS Delay from CE
VI
60
200
60
200
ns
tHEC CE Pulse Width
VI
50
30
50
30
ns
tSSC CS to CE Setup
VI
50
20
50
20
ns
tHSC CS Low during CE High
VI
50
20
50
20
ns
tSRC R/C to CE Setup
VI
50
0
50
0
ns
tHRC R/C Low During CE High
VI
50
20
50
20
ns
tSAC Ao to CE Setup
VI
0
ns
tHAC Ao Valid During CE High
VI
50
20
50
20
ns
tC Conversion Time5
12-Bit Cycle
VI
7.5
8
7.5
8
s
8-Bit Cycle
VI
5.5
5.9
5.5
5.9
s
Read Mode Timing
tDD Access Time from CE
VI
75
150
75
150
ns
tHD Data Valid After CE Low
VI
25
35
25
35
ns
tHL Output Float Delay
VI
100
150
100
150
ns
tSSR CS to CE Setup
VI
50
0
50
0
ns
tSRR R/C to CE Setup
VI
0
ns
tSAR Ao to CE Setup
VI
50
25
50
25
ns
tHSR CS Valid After CE Low
VI
0
ns
tHRR R/C High After CE Low
VI
0
ns
tHS STS Delay After Data Valid
VI
75
150
375
75
150
375
ns
tHAR Ao Valid after CE Low
VI
50
ns
Note 4: Time is measured from 50% level of digital transitions.
Note 5: Includes acquisition time.
tHEC
t
SSC
t SRC
t HSC
t HRC
t
HAC
t SAC
t DSC
High Impedance
tC
DB11-DB0
STS
Ao
R/C
CE
CS
Figure 1 - Convert Mode Timing Diagram
Figure 2 - Read Mode Timing Diagram
t SSR
Ao
CE
CS
t HSR
t HRR
t SRR
t SAR
t HAR
STS
DATA
VALID
t HL
HIGH
IMPEDANCE
DB11-DB0
R/C
t HS
t HD
t DD
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| SPT774CCN | 1-CH 12-BIT SUCCESSIVE APPROXIMATION ADC, PARALLEL ACCESS, PDIP28 |
| SPT774CCS | 1-CH 12-BIT SUCCESSIVE APPROXIMATION ADC, PARALLEL ACCESS, PDSO28 |
| SDC-14587-895Z | SYNCHRO OR RESOLVER TO DIGITAL CONVERTER, DIP36 |
| SDC-14587-382Y | SYNCHRO OR RESOLVER TO DIGITAL CONVERTER, DIP36 |
| SDC-14587-394K | SYNCHRO OR RESOLVER TO DIGITAL CONVERTER, DIP36 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| SPT774CCN | 制造商:未知廠(chǎng)家 制造商全稱(chēng):未知廠(chǎng)家 功能描述:FAST, COMPLETE 12-BIT UP COMPATIBLE A/D CONVERTER WITH SAMPLE/HOLD |
| SPT774CCS | 制造商:未知廠(chǎng)家 制造商全稱(chēng):未知廠(chǎng)家 功能描述:FAST, COMPLETE 12-BIT UP COMPATIBLE A/D CONVERTER WITH SAMPLE/HOLD |
| SPT7750 | 制造商:FAIRCHILD 制造商全稱(chēng):Fairchild Semiconductor 功能描述:8-BIT, 500 MSPS, FLASH A/D CONVERTER |
| SPT7750AIK | 制造商:FAIRCHILD 制造商全稱(chēng):Fairchild Semiconductor 功能描述:8-BIT, 500 MSPS, FLASH A/D CONVERTER |
| SPT7750BCU | 制造商:FAIRCHILD 制造商全稱(chēng):Fairchild Semiconductor 功能描述:8-BIT, 500 MSPS, FLASH A/D CONVERTER |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。