- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄297425 > SPT7835SCS (FAIRCHILD SEMICONDUCTOR CORP) 1-CH 10-BIT SUCCESSIVE APPROXIMATION ADC, PARALLEL ACCESS, PDSO28 PDF資料下載
參數(shù)資料
| 型號： | SPT7835SCS |
| 廠商： | FAIRCHILD SEMICONDUCTOR CORP |
| 元件分類： | ADC |
| 英文描述： | 1-CH 10-BIT SUCCESSIVE APPROXIMATION ADC, PARALLEL ACCESS, PDSO28 |
| 封裝： | SOIC-28 |
| 文件頁數(shù)： | 8/12頁 |
| 文件大小： | 95K |
| 代理商： | SPT7835SCS |
SPT
5
2/10/98
SPT7835
SPECIFICATION DEFINITIONS
APERTURE DELAY
Aperture delay represents the point in time, relative to the
rising edge of the CLOCK input, that the analog input is
sampled.
APERTURE JITTER
The variations in aperture delay for successive samples.
DIFFERENTIAL GAIN (DG)
A signal consisting of a sine wave superimposed on various
DC levels is applied to the input. Differential gain is the
maximum variation in the sampled sine wave amplitudes at
these DC levels.
DIFFERENTIAL PHASE (DP)
A signal consisting of a sine wave superimposed on various
DC levels that is applied to the input. Differential phase is the
maximum variation in the sampled sine wave phases at
these DC levels.
EFFECTIVE NUMBER OF BITS (ENOB)
SINAD = 6.02N + 1.76, where N is equal to the effective
number of bits.
N =
SINAD - 1.76
6.02
INPUT BANDWIDTH
Small signal (50 mV) bandwidth (3 dB) of analog input stage.
DIFFERENTIAL NONLINEARITY (DNL)
Error in the width of each code from its theoretical value.
(Theoretical = VFS/2N)
INTEGRAL NONLINEARITY (INL)
Linearity error refers to the deviation of each individual code
(normalized) from a straight line drawn from -Fs through
+Fs. The deviation is measured from the edge of each
particular code to the true straight line.
OUTPUT DELAY
Time between the clock's triggering edge and output data
valid.
SIGNAL-TO-NOISE RATIO (SNR)
The ratio of the fundamental sinusoid power to the total noise
power. Harmonics are excluded.
SIGNAL-TO-NOISE AND DISTORTION (SINAD)
The ratio of the fundamental sinusoid power to the total noise
and distortion power.
TOTAL HARMONIC DISTORTION (THD)
The ratio of the total power of the first 9 harmonics to the
power of the measured sinusoidal signal.
SPURIOUS FREE DYNAMIC RANGE (SFDR)
The ratio of the fundamental sinusoidal amplitude to the
single largest harmonic or spurious signal.
相關PDF資料 |
PDF描述 |
|---|---|
| SPT7835SCT | 1-CH 10-BIT SUCCESSIVE APPROXIMATION ADC, PARALLEL ACCESS, PQFP32 |
| SPT7835SIS | 1-CH 10-BIT SUCCESSIVE APPROXIMATION ADC, PARALLEL ACCESS, PDSO28 |
| SPT7840SIS | 1-CH 10-BIT SUCCESSIVE APPROXIMATION ADC, PARALLEL ACCESS, PDSO28 |
| SPT7840SCT | 1-CH 10-BIT SUCCESSIVE APPROXIMATION ADC, PARALLEL ACCESS, PQFP32 |
| SPT7840SIT | 1-CH 10-BIT SUCCESSIVE APPROXIMATION ADC, PARALLEL ACCESS, PQFP32 |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| SPT7835SCT | 制造商:CADEKA 制造商全稱:CADEKA 功能描述:10-BIT, 5 MSPS, 75 mW A/D CONVERTER |
| SPT7835SIS | 制造商:FAIRCHILD 制造商全稱:Fairchild Semiconductor 功能描述:10-BIT, 5 MSPS, 75 mW A/D CONVERTER |
| SPT7840 | 制造商:CADEKA 制造商全稱:CADEKA 功能描述:10-BIT, 10 MSPS, 100 mW A/D CONVERTER |
| SPT7840SCT | 制造商:FAIRCHILD 制造商全稱:Fairchild Semiconductor 功能描述:10-BIT, 10 MSPS, 100 mW A/D CONVERTER |
| SPT7840SIS | 制造商:FAIRCHILD 制造商全稱:Fairchild Semiconductor 功能描述:10-BIT, 10 MSPS, 100 mW A/D CONVERTER |
發(fā)布緊急采購，3分鐘左右您將得到回復。