- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄225224 > SPT7868SIR (SIGNAL PROCESSING TECHNOLOGIES) 1-CH 10-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, PDSO28 PDF資料下載
參數(shù)資料
| 型號： | SPT7868SIR |
| 廠商： | SIGNAL PROCESSING TECHNOLOGIES |
| 元件分類： | ADC |
| 英文描述： | 1-CH 10-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, PDSO28 |
| 封裝： | SSOP-28 |
| 文件頁數(shù)： | 2/5頁 |
| 文件大小： | 40K |
| 代理商： | SPT7868SIR |
SPT
2
8/15/00
SPT7868
ABSOLUTE MAXIMUM RATINGS (Beyond which damage may occur)1 25 °C
Supply Voltages
VDD ....................................................................... TBD
OVDD ..................................................................... TBD
Input Voltages
Analog Input .......................................................... TBD
CLK Input .............................................................. TBD
Note: 1. Operation at any Absolute Maximum Rating is not implied. See Electrical Specifications for proper nominal applied conditions in typical
applications.
Output
Digital Outputs ....................................................... TBD
Temperature
Operating Temperature ........................... –40 to +85 °C
Storage Temperature ............................ –65 to +150 °C
ELECTRICAL SPECIFICATIONS
TA=TMIN to TMAX, VDD=+5.0 V, S=80 MSPS, VRHS=3.0 V, VRLS=2.0 V, unless otherwise specified.
TEST
SPT7868
PARAMETERS
CONDITIONS
LEVEL
MIN
TYP
MAX
UNITS
Resolution
10
Bits
DC Accuracy
Differential Linearity Error (DLE)
@ +25 °C
V
±0.5
LSB
full temperature
±0.75
LSB
Integral Linearity Error (ILE)
@ +25 °C
V
±0.8
LSB
full temperature
±1.0
LSB
No Missing Codes
VI
Guaranteed
Analog Input
Input Voltage Range (Differential)
V
±1
V
Input Common Mode
V
2.5
V
Input Capacitance
V
2
pF
Common Mode Rejection Ratio (CMRR)
TBD
Timing Characteristics
Conversion Rate
VI
80
MSPS
Pipeline Delay (Latency)
IV
7
clocks
Output Delay (tD)
IV
TBD
ns
Aperture Delay Time
V
TBD
ns
Aperture Jitter Time
V
TBD
ps (rms)
Dynamic Performance
Effective Number of Bits (ENOB)
IN = 15 MHz, CLK = 80 MSPS
25 °C
I
9.0
9.2
Bits
–40 °C to +85 °C
IV
8.8
9.0
Bits
Signal-to-Noise Ratio (SNR)
IN = 15 MHz, CLK = 80 MSPS
25 °C
I
57
dB
–40 °C to +85 °C
IV
TBD
dB
Total Harmonic Distortion (THD)
IN = 15 MHz, CLK = 80 MSPS
25 °C
I
–69
–66
dB
–40 °C to +85 °C
IV
TBD
dB
Signal-to-Noise and Distortion (SINAD)
IN = 15 MHz, CLK = 80 MSPS
25 °C
I
56
57
dB
–40 °C to +85 °C
IV
TBD
dB
Spurious Free Dynamic Range (SFDR)
IN = 15 MHz, CLK = 80 MSPS
25 °C
I
69
72
dB
–40 °C to +85 °C
IV
TBD
dB
相關PDF資料 |
PDF描述 |
|---|---|
| SPT7870SIJ | 1-CH 10-BIT FLASH METHOD ADC, PARALLEL ACCESS, CDIP32 |
| SPT7912SCU | 1-CH 12-BIT FLASH/SUCCESSIVE APPROXIMATION ADC, PARALLEL ACCESS, UUC32 |
| SPT7912SCJ | 1-CH 12-BIT FLASH/SUCCESSIVE APPROXIMATION ADC, PARALLEL ACCESS, CDIP32 |
| SPT7912SCJ | 1-CH 12-BIT FLASH/SUCCESSIVE APPROXIMATION ADC, PARALLEL ACCESS, CDIP32 |
| SPT7935SCT | 1-CH 12-BIT PROPRIETARY METHOD ADC, SERIAL ACCESS, PQFP44 |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| SPT7870 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:10-BIT, 100 MSPS ECL A/D CONVERTER |
| SPT7870SCU | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:10-BIT, 100 MSPS ECL A/D CONVERTER |
| SPT7870SIQ | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:10-BIT, 100 MSPS ECL A/D CONVERTER |
| SPT7871 | 制造商:CADEKA 制造商全稱:CADEKA 功能描述:10-BIT, 100 MSPS TTL A/D CONVERTER |
| SPT7871SCU | 制造商:FAIRCHILD 制造商全稱:Fairchild Semiconductor 功能描述:10-BIT, 100 MSPS TTL A/D CONVERTER |
發(fā)布緊急采購，3分鐘左右您將得到回復。