- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄372237 > SRC4193 192kHz Stereo Asynchronous Sample Rate Converters PDF資料下載
參數(shù)資料
| 型號： | SRC4193 |
| 英文描述： | 192kHz Stereo Asynchronous Sample Rate Converters |
| 中文描述： | 192kHz立體聲異步采樣速率轉(zhuǎn)換器 |
| 文件頁數(shù)： | 17/31頁 |
| 文件大?。?/td> | 1033K |
| 代理商： | SRC4193 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁當前第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁
SRC4192, SRC4193
SBFS022A
17
www.ti.com
the SRC4192/4193 in Master mode. The input data is passed
through interpolation filters which up-sample the data, which
is then passed on to the re-sampler. The rate estimator
compares the input and output sampling frequencies by
comparing LRCKI, LRCKO, and a reference clock. The
results include an offset for the FIFO pointer and the coeffi-
cients needed for re-sampling function.
The output of the re-sampler is passed on to either the
decimation filter or direct down-sampler function. The deci-
mation filter performs down-sampling and anti-alias filtering
functions, and is required when the output sampling fre-
quency is lower than the input sampling frequency. The
direct down-sampler function does not provide any filtering,
and may be used in cases when aliasing is not an issue. This
includes the case when the output sampling frequency is
equal to or greater than the input sampling frequency. The
advantage of direct down-sampling is a significant reduction
in the group delay associated with the decimation filter,
allowing lower latency sample rate conversion. The direct
down-sampler function is available only for the SRC4193.
REFERENCE CLOCK
The SRC4192 and SRC4193 require a reference clock for
operation. The reference clock is applied at the RCKI input
(pin 1 for the SRC4193, pin 2 for the SRC4192). Figure 2
illustrates the reference clock connections and requirements
for the SRC4192 and SRC4193. The reference clock may
operate at 128f
S
, 256f
S
, or 512f
S
, where f
S
are the input or
output sampling frequency. The maximum external reference
clock input frequency is 50 MHz.
RESET AND POWER DOWN OPERATION
The SRC4192 and SRC4193 may be reset using the
RST
input (pin 13). There is no internal power on reset, so the
user should force a reset sequence after power up in order
to initialize the device. In order to force a reset, the reference
clock input must be active, with an external clock source
supplying a valid reference clock signal (refer to Figure 2).
The user must assert
RST
low for a minimum of 500
nanoseconds and then bring
RST
high again to force a reset.
Figure 3 shows the reset timing for the SRC4192 and
SRC4193.
For the SRC4193, there is an additional 500 microsecond
delay after the
RST
rising edge, due to internal logic require-
ments. The customer should wait at least 500 microseconds
after the
RST
rising edge before attempting to write to the
SPI port of the SRC4193.
The SRC4192 and SRC4193 also support a power-down
mode. Power-down mode may be set by either holding the
RST
input low (SRC4192 and SRC4193), or by setting the
PDN
bit in Control Register 1 to zero (SRC4193 only). The
SRC4193 will be in power-down mode by default after an
external reset has been issued. In order to enable normal
operation for the SRC4193, the customer must disable power
down mode by writing a 1 to the
PDN
bit in Control Register 1.
Finally, for the SRC4193, when using the
PDN
bit in Control
Register 1 to enable power-down mode, the current state
of the control registers is maintained through the power
down/power up transition.
RST
RCKI
t
RSTL
> 500ns
FIGURE 3. Reset Pulse Width Requirement.
FIGURE 2. Reference Clock Input Connections and Timing Requirements.
t
RCKIP
t
RCKIH
t
RCKIL
RCKI
SRC4192
RCKI
From External
Clock Source
50MHz max
2
SRC4193
RCKI
From External
Clock Source
50MHz max
t
RCKIP
> 20ns min
t
RCKIH
> 0.4 t
RCKIP
t
RCKIL
> 0.4 t
RCKIP
1
相關PDF資料 |
PDF描述 |
|---|---|
| SRC4194 | 4-Channel, Asynchronous Sample Rate Converter |
| SRC4194IPAG | 4-Channel, Asynchronous Sample Rate Converter |
| SRC4194IPAGR | 4-Channel, Asynchronous Sample Rate Converter |
| SRC4194IPAGT | 4-Channel, Asynchronous Sample Rate Converter |
| SRD00224H | FIBER OPTIC RECEIVER |
相關代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| SRC4193IDB | 功能描述:音頻采樣頻率轉(zhuǎn)換器 Hi-End Sample Rate Converter RoHS:否 制造商:Texas Instruments THD + 噪聲:- 140 dB 接口:I2C, SPI 工作電源電壓:1.65 V to 2 V / 3 V to 3.6 V 工作溫度范圍:- 40 C to + 85 C 封裝 / 箱體:TQFP-48 安裝風格:SMD/SMT |
| SRC4193IDBG4 | 功能描述:音頻采樣頻率轉(zhuǎn)換器 Hi-End Sample Rate Converter RoHS:否 制造商:Texas Instruments THD + 噪聲:- 140 dB 接口:I2C, SPI 工作電源電壓:1.65 V to 2 V / 3 V to 3.6 V 工作溫度范圍:- 40 C to + 85 C 封裝 / 箱體:TQFP-48 安裝風格:SMD/SMT |
| SRC4193IDBR | 功能描述:音頻采樣頻率轉(zhuǎn)換器 Hi-End Sample Rate Converter RoHS:否 制造商:Texas Instruments THD + 噪聲:- 140 dB 接口:I2C, SPI 工作電源電壓:1.65 V to 2 V / 3 V to 3.6 V 工作溫度范圍:- 40 C to + 85 C 封裝 / 箱體:TQFP-48 安裝風格:SMD/SMT |
| SRC4193IDBRG4 | 功能描述:音頻采樣頻率轉(zhuǎn)換器 Hi-End Sample Rate Converter RoHS:否 制造商:Texas Instruments THD + 噪聲:- 140 dB 接口:I2C, SPI 工作電源電壓:1.65 V to 2 V / 3 V to 3.6 V 工作溫度范圍:- 40 C to + 85 C 封裝 / 箱體:TQFP-48 安裝風格:SMD/SMT |
| SRC4194 | 制造商:BB 制造商全稱:BB 功能描述:4-Channel, Asynchronous Sample Rate Converter |
發(fā)布緊急采購，3分鐘左右您將得到回復。