參數(shù)資料
型號(hào)： SSM2603CPZ-R2
廠商： Analog Devices Inc
文件頁(yè)數(shù)： 7/32頁(yè)
文件大?。?/td> 0K
描述： IC CODEC AUDIO LOW POWER 28LFCSP
產(chǎn)品變化通告： SSM260x Discontinuation 05/Apr/2012
標(biāo)準(zhǔn)包裝： 1
類型： 立體聲音頻
分辨率（位）： 24 b
ADC / DAC 數(shù)量： 2 / 2
三角積分調(diào)變： 無
S/N 比，標(biāo)準(zhǔn) ADC / DAC (db)： 90 / 100
電壓 - 電源，模擬： 1.8 V ~ 3.6 V
電壓 - 電源，數(shù)字： 1.5 V ~ 3.6 V
工作溫度： -40°C ~ 85°C
安裝類型： 表面貼裝
封裝/外殼： 28-VFQFN 裸露焊盤，CSP
供應(yīng)商設(shè)備封裝： 28-LFCSP-VQ
包裝： 標(biāo)準(zhǔn)包裝
其它名稱： SSM2603CPZ-R2DKR
Data Sheet
SSM2603
Rev. C | Page 15 of 32
DIGITAL AUDIO INTERFACE
The digital audio input can support the following four digital audio
communication protocols: right-justified mode, left-justified mode,
I2S mode, and digital signal processor (DSP) mode.
The mode selection is performed by writing to the FORMAT bits
of the digital audio interface register (Register R7, Bit D1 and
Bit D0). All modes are MSB first and operate with data of 16
to 32 bits.
Recording Mode
On the RECDAT output pin, the digital audio interface can
send digital audio data for recording mode operation. The
digital audio interface outputs the processed internal ADC
digital filter data onto the RECDAT output. The digital audio
data stream on RECDAT comprises left- and right-channel
audio data that is time domain multiplexed.
The RECLRC is the digital audio frame clock signal that separates
left- and right-channel data on the RECDAT lines.
The BCLK signal acts as the digital audio clock. Depending on
if the SSM2603 is in master or slave mode, the BCLK signal is
either an input or an output signal. During a recording operation,
RECDAT and RECLRC must be synchronous to the BCLK signal
to avoid data corruption.
Playback Mode
On the PBDAT input pin, the digital audio interface can receive
digital audio data for playback mode operation. The digital audio
data stream on PBDAT comprises left- and right-channel audio
data that is time domain multiplexed. The PBLRC is the digital
audio frame clock signal that separates left- and right-channel
data on the PBDAT lines.
The BCLK signal acts as the digital audio clock. Depending on
whether the SSM2603 is in master or slave mode, the BCLK
signal is either an input or an output signal. During a playback
operation, PBDAT and PBLRC must be synchronous to the
BCLK signal to avoid data corruption.
Digital Audio Data Sampling Rate
To accommodate a wide variety of commonly used DAC and
ADC sampling rates, the SSM2603 allows for two modes of
operation, normal and USB, selected by the USB bit (Register R8,
Bit D0).
In normal mode, the SSM2603 supports digital audio sampling
rates from 8 kHz to 96 kHz. Normal mode supports 256 fS and
384 fS based clocks. To select the desired sampling rate, the user
must set the appropriate sampling rate register in the SR control bits
(Register R8, Bit D2 to Bit D5) and match this selection to the
core clock frequency that is pulsed on the MCLK pin. See Table 29
and Table 30 for guidelines.
In USB mode, the SSM2603 supports digital audio sampling rates
from 8 kHz to 96 kHz. USB mode supports 250 fS and 272 fS
based clocks. USB mode is enabled on the SSM2603 to support
the common universal serial bus (USB) clock rate of 12 MHz,
or to support 24 MHz if the CLKDIV2 control register bit is
activated. The user must set the appropriate sampling rate in
the SR control bits (Register R8, Bit D2 to Bit D5). See Table 29
and Table 31 for guidelines.
Note that the sampling rate is generated as a fixed divider from
the MCLK signal. Because all audio processing references the
core MCLK signal, corruption of this signal, in turn, corrupts
the outgoing audio quality of the SSM2603. The BCLK/RECLRC/
RECDAT or BCLK/PBLRC/PBDAT signals must be synchronized
with MCLK in the digital audio interface circuit. MCLK must
be faster or equal to the BCLK frequency to guarantee that no
data is lost during data synchronization.
The BCLK frequency should be greater than
Sampling Rate × Word Length × 2
Ensuring that the BCLK frequency is greater than this value
guarantees that all valid data bits are captured by the digital audio
interface circuitry. For example, if a 32 kHz digital audio sampling
rate with a 32-bit word length is desired, BCLK ≥ 2.048 MHz.
Figure 23. Left-Justified Audio Input Mode
07241-
013
RECLRC/
PBLRC
BCLK
RECDAT/
PBDAT
1
2
3
4
N
X
N
1
2
LEFT CHANNEL
3
RIGHT CHANNEL
1/
fS
X = DON’T CARE.
相關(guān)PDF資料
PDF描述
SSM2604CPZ-REEL IC AUDIO CODEC LP 20-LFCSP
SY100E195JY TR IC DELAY LINE 128TAP 28-PLCC
SY100EP195VTI TR IC DELAY LINE 1024TAP 32-TQFP
SY100EP196VTI TR IC DELAY LINE 1024TAP 32-TQFP
SY10E196JZ TR IC DELAY LINE 7TAP 28-PLCC
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
SSM2603CPZ-REEL 功能描述:IC CODEC AUDIO LOW POWER 28LFCSP RoHS:是 類別:集成電路 (IC) >> 接口 - 編解碼器 系列:- 標(biāo)準(zhǔn)包裝:2,500 系列:- 類型:立體聲音頻 數(shù)據(jù)接口:串行 分辨率（位）:18 b ADC / DAC 數(shù)量:2 / 2 三角積分調(diào)變:是 S/N 比，標(biāo)準(zhǔn) ADC / DAC (db):81.5 / 88 動(dòng)態(tài)范圍，標(biāo)準(zhǔn) ADC / DAC (db):82 / 87.5 電壓 - 電源，模擬:2.6 V ~ 3.3 V 電壓 - 電源，數(shù)字:1.7 V ~ 3.3 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:48-WFQFN 裸露焊盤 供應(yīng)商設(shè)備封裝:48-TQFN-EP（7x7） 包裝:帶卷 (TR)
SSM2603CPZ-REEL7 功能描述:IC CODEC AUDIO LOW POWER 28LFCSP RoHS:是 類別:集成電路 (IC) >> 接口 - 編解碼器 系列:- 標(biāo)準(zhǔn)包裝:2,500 系列:- 類型:立體聲音頻 數(shù)據(jù)接口:串行 分辨率（位）:18 b ADC / DAC 數(shù)量:2 / 2 三角積分調(diào)變:是 S/N 比，標(biāo)準(zhǔn) ADC / DAC (db):81.5 / 88 動(dòng)態(tài)范圍，標(biāo)準(zhǔn) ADC / DAC (db):82 / 87.5 電壓 - 電源，模擬:2.6 V ~ 3.3 V 電壓 - 電源，數(shù)字:1.7 V ~ 3.3 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:48-WFQFN 裸露焊盤 供應(yīng)商設(shè)備封裝:48-TQFN-EP（7x7） 包裝:帶卷 (TR)
SSM2603-EVALZ 功能描述:BOARD EVALUATION FOR SSM2603 RoHS:是 類別:編程器，開發(fā)系統(tǒng) >> 評(píng)估演示板和套件 系列:- 標(biāo)準(zhǔn)包裝:1 系列:- 主要目的:電信，線路接口單元（LIU） 嵌入式:- 已用 IC / 零件:IDT82V2081 主要屬性:T1/J1/E1 LIU 次要屬性:- 已供物品:板，電源，線纜，CD 其它名稱:82EBV2081
SSM2603GY 制造商:SSC 制造商全稱:Silicon Standard Corp. 功能描述:P-CHANNEL ENHANCEMENT MODE POWER MOSFET
SSM2604 制造商:AD 制造商全稱:Analog Devices 功能描述:Low Power Audio Codec
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*