
SSM2604
Data Sheet
Rev. A | Page 6 of 28
Table 5. Digital Audio Interface Master Mode Timing
Limit
Parameter
tMIN
tMAX
Unit
Description
tDST
30
ns
PBDAT setup time to BCLK rising edge
tDHT
10
ns
PBDAT hold time to BCLK rising edge
tDL
10
ns
RECLRC/PBLRC propagation delay from BCLK falling edge
tDDA
10
ns
RECDAT propagation delay from BCLK falling edge
tBCLKR
10
ns
BCLK rising time (10 pF load)
tBCLKF
10
ns
BCLK falling time (10 pF load)
tBCLKDS
45:55:00
55:45:00
BCLK duty cycle (normal and USB mode)
BCLK
PBLRC/
RECLRC
PBDAT
RECDAT
tDDA
tDST
tDHT
tDL
0
69
78
-02
6
Figure 4. Digital Audio Interface Master Mode Timing
Table 6. System Clock Timing
Limit
Parameter
tMIN
tMAX
Unit
Description
tXTIY
72
ns
MCLK/XTI system clock cycle time
tMCLKDS
40:60
60:40:00
MCLK/XTI duty cycle
tXTIH
32
ns
MCLK/XTI system clock pulse width high
tXTIL
32
ns
MCLK/XTI system clock pulse width low
tCOP
20
ns
CLKOUT propagation delay from MCLK/XTI falling edge
tCOPDIV2
20
ns
CLKODIV2 propagation delay from MCLK/XTI falling edge
tCOPDIV2
tCOP
MCLK/XTI
CLKOUT
CLKODIV2
tXTIH
tXTIL
tXTIY
06
97
8-
0
35
Figure 5. System (MCLK) Clock Timing