- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄11603 > SSTUB32S869BHLF (IDT, Integrated Device Technology Inc)IC REGIST BUFF 14BIT DDR2 150BGA PDF資料下載
參數(shù)資料
| 型號(hào)： | SSTUB32S869BHLF |
| 廠商： | IDT, Integrated Device Technology Inc |
| 文件頁數(shù)： | 13/17頁 |
| 文件大小： | 0K |
| 描述： | IC REGIST BUFF 14BIT DDR2 150BGA |
| 產(chǎn)品變化通告： | Product Discontinuation 09/Dec/2011 |
| 標(biāo)準(zhǔn)包裝： | 240 |
| 類型： | 緩沖器 |
| Tx/Rx類型： | LVCMOS |
| 延遲時(shí)間： | 3.0ns |
| 電容 - 輸入： | 3.5pF |
| 電源電壓： | 1.7 V ~ 1.9 V |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 150-TFBGA |
| 供應(yīng)商設(shè)備封裝： | 150-CABGA（8x13） |
| 包裝： | 托盤 |
5
ICSSSTUB32S869B
Advance Information
1203—04/11/06
Terminal Functions
NOTE 1 Inputs D1, D4 and D7 and their corresponding outputs Qn are not included in this range.
Signal Group
Signal Name
Type
Description
Ungated inputs DCKE, DODT
SSTL_18
DRAM function pins not associated with Chip Select.
Chip Select
gated inputs
D1 ... D14(1)
SSTL_18
DRAM inputs, re-driven only when Chip Select is LOW.
Chip Select
inputs
DCS#, CSR#
SSTL_18
DRAM Chip Select signals. This pins initiate DRAM address/
command decodes, and as such at least one will be low when
a valid address/command is present.
Re-driven
outputs
Q1A...Q14A,
Q1B ... Q14B,
QCSA#, QCSB#
QCKEA,QCKEB
QODTA,QODTB
SSTL_18
Outputs of the register, valid after the specified clock count
and immediately following a rising edge of the clock.
Parity input
PARIN1
SSTL_18
Inout parity is received on pin PARIN1 and should maintain
parity across the D1...D14
(1) inputs, at the rising edge of the
clock, one cycle after Chip Select is LOW.
Parity output
PPO1
Partial Parity Output. Indicates parity out of D1-D14(1)
Parity error
output
PTYERR1#
Open drain
When LOW, this output indicates that a parity error was
identified associated with the address and/or command inputs.
PTYERR1# will be active for two clock cycles, and delayed
by in total 2 clock cycles for compatibility with final parity
out timing on the industry-standard DDR2 register with
parity (in JEDEC definition).
Configuration
Inputs
C1
1.8V
LVCMOS
When Low, register is configured as Register 1. When High,
register is confugured as Register 2.
Clock inputs
CK, CK#
SSTL_18
Differential master clock input pair to the register. The
register operation is triggered by a rising edge on the positive
clock input (CK).
Miscellaneous
inputs
RESET#
1.8 V
LVCMOS
Asynchronous reset input. When LOW, it causes a reset of the
internal latches, thereby forcing the outputs LOW. RESET#
also resets the PTYERR# signal.
VREF
0.9 V nominal Input reference voltage for the SSTL_18 inputs. Two pins
(internally tied together) are used for increased reliability.
VDD
Power Input
Power supply voltage
GND
Ground Input Ground
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| PIC16LF1826T-I/SS | MCU 8BIT 2K FLASH 20SSOP |
| D38999/26KJ19PN | CONN PLUG 19POS STRAIGHT W/PINS |
| PIC16F1826T-I/SS | IC PIC MCU FLASH 3.5KB 20-SSOP |
| D38999/26WJ7SC | CONN PLUG 99POS STRAIGHT W/SCKT |
| MRF1.6/5.6-PJ-59U | CONN JACK PANEL STR RG-59U |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| SSTUB32S869BHLFT | 功能描述:IC REGIST BUFF 14BIT DDR2 150BGA RoHS:是 類別:集成電路 (IC) >> 接口 - 信號(hào)緩沖器，中繼器，分配器 系列:- 標(biāo)準(zhǔn)包裝:160 系列:- 類型:轉(zhuǎn)發(fā)器 Tx/Rx類型:以太網(wǎng) 延遲時(shí)間:- 電容 - 輸入:- 電源電壓:2.37 V ~ 2.63 V 電流 - 電源:60mA 安裝類型:表面貼裝 封裝/外殼:64-TQFP 裸露焊盤 供應(yīng)商設(shè)備封裝:64-TQFP-EP（10x10） 包裝:托盤 其它名稱:Q5134101 |
| SSTUBF32866AHLF | 制造商:Integrated Device Technology Inc 功能描述:REGISTERED BFFR SGL 25-CH CMOS 96CABGA - Trays |
| SSTUBF32866AHLFT | 制造商:Integrated Device Technology Inc 功能描述:REGISTERED BFFR SGL 25-CH CMOS 96LFBGA - Tape and Reel |
| SSTUBF32866BHLF | 制造商:Integrated Device Technology Inc 功能描述:DDR 800 REGISTER. BGA 96 - Bulk |
| SSTUBF32866BHLF8 | 制造商:Integrated Device Technology Inc 功能描述:DDR 800 REGISTER. BGA 96 - Tape and Reel |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。