- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄9711 > SSTVA16859BKLF (IDT, Integrated Device Technology Inc)IC BUFFER DDR 13-26BIT 56VFQFPN PDF資料下載
參數(shù)資料
| 型號： | SSTVA16859BKLF |
| 廠商： | IDT, Integrated Device Technology Inc |
| 文件頁數(shù)： | 4/11頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC BUFFER DDR 13-26BIT 56VFQFPN |
| 產(chǎn)品變化通告： | Product Discontinuation 09/Dec/2011 |
| 標(biāo)準(zhǔn)包裝： | 260 |
| 邏輯類型： | 13 位至 26 位寄存緩沖器，DDR |
| 電源電壓： | 2.3 V ~ 2.7 V |
| 位數(shù)： | 13，26 |
| 工作溫度： | 0°C ~ 70°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 56-VFQFN 裸露焊盤 |
| 供應(yīng)商設(shè)備封裝： | 56-VFQFP-EP（8x8） |
| 包裝： | 托盤 |
ICSSSTVA16859B
1050A—01/07/05
General Description
Pin Configuration (64-Pin TSSOP)
The 13-bit-to-26-bit ICSSSTVA16859B is a universal bus driver designed for 2.3V to 2.7V VDD operation and SSTL_2
I/O levels, except for the LVCMOS RESET# input.
Data flow from D to Q is controlled by the differential clock (CLK/CLK#) and a control signal (RESET#). The positive
edge of CLK is used to trigger the data flow and CLK# is used to maintain sufficient noise margins where as RESET#,
an LVCMOS asynchronous signal, is intended for use at the time of power-up only. ICSSSTVA16859B supports low-
power standby operation. A logic level “Low” at RESET# assures that all internal registers and outputs (Q) are reset
to the logic “Low” state, and all input receivers, data (D) and clock (CLK/CLK#) are switched off. Please note that
RESET# must always be supported with LVCMOS levels at a valid logic state because VREF may not be stable during
power-up.
To ensure that outputs are at a defined logic state before a stable clock has been supplied, RESET# must be held
at a logic “Low” level during power up.
In the DDR DIMM application, RESET# is specified to be completely asynchronous with respect to CLK and CLK#.
Therefore, no timing relationship can be guaranteed between the two signals. When entering a low-power standby state,
the register will be cleared and the outputs will be driven to a logic “Low” level quickly relative to the time to disable
the differential input receivers. This ensures there are no glitches on the output. However, when coming out of low-power
standby state, the register will become active quickly relative to the time to enable the differential input receivers. When
the data inputs are at a logic level “Low” and the clock is stable during the “Low”-to-”High” transition of RESET# until
the input receivers are fully enabled, the design ensures that the outputs will remain at a logic “Low” level.
R
E
B
M
U
N
I
PE
M
A
N
I
PE
P
Y
TN
O
I
T
P
I
R
C
S
E
D
2
3
-
8
2
,
5
2
-
9
1
,
7
1
,
6
1
,
4
1
-
8
,
5
-
1)
1
:
3
1
(
QT
P
T
U
Ot
u
p
t
u
o
a
t
a
D
,
4
5
,
0
5
,
3
4
,
9
3
,
4
3
,
6
2
,
5
1
,
7
3
6
,
8
5
D
N
GR
W
Pd
n
u
o
r
G
4
6
,
9
5
,
7
4
,
8
3
,
3
,
7
2
,
8
1
,
6Q
D
VR
W
Pl
a
n
i
m
o
n
V
5
.
2
,
e
g
a
t
l
o
v
y
l
p
u
s
t
u
p
t
u
O
-
5
,
3
5
,
2
5
,
4
,
2
4
-
0
4
,
6
3
,
5
3
2
6
,
1
6
,
7
5
)
1
:
3
1
(
DT
U
P
N
It
u
p
n
i
a
t
a
D
8
4K
L
CT
U
P
N
It
u
p
n
i
k
c
o
l
c
r
e
t
s
a
m
e
v
i
t
i
s
o
P
9
4#
K
L
CT
U
P
N
It
u
p
n
i
k
c
o
l
c
r
e
t
s
a
m
e
v
i
t
a
g
e
N
0
6
,
6
4
,
7
3D
D
VR
W
Pl
a
n
i
m
o
n
V
5
.
2
,
e
g
a
t
l
o
v
y
l
p
u
s
e
r
o
C
1
5#
T
E
S
E
RT
U
P
N
I)
w
o
l
e
v
i
t
c
a
(
t
e
s
e
R
5
4F
E
R
VT
U
P
N
Il
a
n
i
m
o
n
V
5
.
2
,
e
g
a
t
l
o
v
e
c
n
e
r
e
f
e
r
t
u
p
n
I
R
E
B
M
U
N
I
PE
M
A
N
I
PE
P
Y
TN
O
I
T
P
I
R
C
S
E
D
6
5
,
4
5
-
0
5
,
2
-
8
1
,
6
1
-
0
1
,
8
-
1)
1
:
3
1
(
QT
U
P
T
U
Ot
u
p
t
u
o
a
t
a
D
8
4
,
7
3D
N
GR
W
Pd
n
u
o
r
G
5
,
9
4
,
4
,
4
3
,
7
2
,
3
2
,
7
1
,
9Q
D
VR
W
Pl
a
n
i
m
o
n
V
5
.
2
,
e
g
a
t
l
o
v
y
l
p
u
s
t
u
p
t
u
O
7
4
,
6
4
,
3
4
-
9
3
,
1
3
-
8
2
,
5
2
,
4
2)
1
:
3
1
(
DT
U
P
N
It
u
p
n
i
a
t
a
D
5
3K
L
CT
U
P
N
It
u
p
n
i
k
c
o
l
c
r
e
t
s
a
m
e
v
i
t
i
s
o
P
6
3#
K
L
CT
U
P
N
It
u
p
n
i
k
c
o
l
c
r
e
t
s
a
m
e
v
i
t
a
g
e
N
5
4
,
3
,
6
2D
D
VR
W
Pl
a
n
i
m
o
n
V
5
.
2
,
e
g
a
t
l
o
v
y
l
p
u
s
e
r
o
C
8
3#
T
E
S
E
RT
U
P
N
I)
w
o
l
e
v
i
t
c
a
(
t
e
s
e
R
2
3F
E
R
VT
U
P
N
Il
a
n
i
m
o
n
V
5
.
2
,
e
g
a
t
l
o
v
e
c
n
e
r
e
f
e
r
t
u
p
n
I
-D
A
P
r
e
t
n
e
CR
W
P)
y
l
n
o
e
g
a
k
c
a
p
2
F
L
M
(
d
n
u
o
r
G
Pin Configuration (56-Pin MLF2)
ICSSSTVA16859B
DDR 13-Bit to 26-Bit Registered Buffer
TSD
IDT / ICS DDR 13-Bit to 26-Bit Registered Buffer
ICSSSTVA16859B
2
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MS27467P25B35SB | CONN PLUG 128POS STRAIGHT W/SCKT |
| VI-2TW-MX-F2 | CONVERTER MOD DC/DC 5.5V 75W |
| D38999/24FJ43PN | CONN RCPT 43POS JAM NUT W/PINS |
| MS3122E-22-55P | CONN RECEPT 55POS W/PINS CRIMP |
| VI-2TW-MX-F1 | CONVERTER MOD DC/DC 5.5V 75W |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| SSTVA16859BKLFT | 功能描述:IC BUFFER DDR 13-26BIT 56VFQFPN RoHS:是 類別:集成電路 (IC) >> 邏輯 - 專用邏輯 系列:- 產(chǎn)品變化通告:Product Discontinuation 25/Apr/2012 標(biāo)準(zhǔn)包裝:1,500 系列:74SSTV 邏輯類型:DDR 的寄存緩沖器 電源電壓:2.3 V ~ 2.7 V 位數(shù):14 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:48-TFSOP（0.240"，6.10mm 寬） 供應(yīng)商設(shè)備封裝:48-TSSOP 包裝:帶卷 (TR) |
| SSTVA16859CGLF | 功能描述:寄存器 RoHS:否 制造商:NXP Semiconductors 邏輯類型:CMOS 邏輯系列:HC 電路數(shù)量:1 最大時鐘頻率:36 MHz 傳播延遲時間: 高電平輸出電流:- 7.8 mA 低電平輸出電流:7.8 mA 電源電壓-最大:6 V 最大工作溫度:+ 125 C 封裝 / 箱體:SOT-38 封裝:Tube |
| SSTVA16859CGLFT | 功能描述:寄存器 RoHS:否 制造商:NXP Semiconductors 邏輯類型:CMOS 邏輯系列:HC 電路數(shù)量:1 最大時鐘頻率:36 MHz 傳播延遲時間: 高電平輸出電流:- 7.8 mA 低電平輸出電流:7.8 mA 電源電壓-最大:6 V 最大工作溫度:+ 125 C 封裝 / 箱體:SOT-38 封裝:Tube |
| SSTVA16859CKLF | 功能描述:寄存器 RoHS:否 制造商:NXP Semiconductors 邏輯類型:CMOS 邏輯系列:HC 電路數(shù)量:1 最大時鐘頻率:36 MHz 傳播延遲時間: 高電平輸出電流:- 7.8 mA 低電平輸出電流:7.8 mA 電源電壓-最大:6 V 最大工作溫度:+ 125 C 封裝 / 箱體:SOT-38 封裝:Tube |
| SSTVA16859CKLF/W | 制造商:Integrated Device Technology Inc 功能描述:NON-JEDEC PIN 1 ORIENTATION - Tape and Reel 制造商:Integrated Device Technology Inc 功能描述:IDTSSTVA16859CKLF/W IC BUFFER 56MLF |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。