- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄372287 > ST10F168-ERRATA 256/512/1K/2K/4K x 9 Asynchronous FIFO PDF資料下載
參數(shù)資料
| 型號： | ST10F168-ERRATA |
| 英文描述： | 256/512/1K/2K/4K x 9 Asynchronous FIFO |
| 中文描述： | ST10F168勘誤表修訂本降B |
| 文件頁數(shù)： | 1/2頁 |
| 文件大?。?/td> | 17K |
| 代理商： | ST10F168-ERRATA |
1/2
May 2000
1 - DESCRIPTION
This Errata Sheet describes the functional and
electrical problems known.
The revision number BB can be found in the sec-
ond line printed on the ST10F168 package. It
looks like: XBB-XXXXXXX where "BB" identifies
the revision number.
2 - FUNCTIONAL PROBLEMS
The following malfunctions are known in this
device:
2.1 - ST_PWRDN.1 - Execution of PWRDN
Instruction
When instruction PWRDN is executed while pin
NMI is at a high level (if PWRDCFG bit is clear in
SYSCON register) or while at least one P2 pin
used to exit from power-down mode (if PWRD-
CFG bit is set in SYSCON register) is at the active
level, power down mode should not be entered,
and the PWRDN instruction should be ignored.
However, under the conditions described below,
the PWRDN instruction may not be ignored, and
no further instructions are fetched from external
memory, i.e. the CPU is in a quasi-idle state. This
problem will only occur in the following situations:
a) the instructions following the PWRDN instruc-
tion are located in an external memory, and a
multiplexed bus
configuration
with memory
tristate waitstate
(bit MT-TCx=0) is used.
b) the instruction preceeding the PWRDN instruc-
tion
writes
to external memory or an XPeripheral
(XRAM, CAN), and the instructions following the
PWRDN instruction are located in external mem-
ory. In this case, the problem will occur for any bus
configuration.
Note The on-chip peripherals are still working
correctly, in particular the Watchdog Timer,
if not disabled, will reset the device upon
an overflow. Interrupts and PEC transfers,
however, can not be processed. In case
NMI is asserted low while the device is in
this quasi-idle state, power-down mode is
entered.
No problem will occur if the NMI pin is low (if
PWRDCFG = 0) or if all P2 pins used to exit from
power-down mode are at inactive level (if PWRD-
CFG = 1): the chip will normally enter powerdown
mode.
Workaround:
Ensure that no instruction which writes to external
memory or an XPeripheral preceeds the PWRDN
instruction, otherwise insert e.g. a NOP instruction
in front of PWRDN. When a multiplexed bus with
memory tristate waitstate is used, the PWRDN
instruction should be executed from internal RAM
or XRAM.
Summary of Remaining Functional Problems
Known on the ST10F168-BB
3 - DEVIATIONS FROM DC/AC PRELIMINARY
SPECIFICATION
DC parameters
After characterization, the DC parameter of ALE
active current has been changed: I
ALEH
change
from 500
μ
A to 600
μ
A.
Note on on-chip oscillator
The XTAL2 output is not designed to provide a
valid signal when XTAL1 is supplied by an
external clock signal. It may happen, if the
external clock signal is not perfectly symetrical
and centered on V
DD
/ 2, that XTAL2 signal is not
equal to XTAL1. This is due to the design of the
oscillator, which has a auto-adaptation gain
control dedicated to external crystal.
If an external clock signal is directly provided on
XTAL1 pin, then leave XTAL2 pin disconnected to
achieve the lowest consumption of the on-chip
oscillator.
4 - ERRATA SHEET VERSION INFORMATION
This document was released on the 23rd of
May 2000. It reflects the current silicon status of
the ST10F168BB revision and is only valid for this.
Name
Short Description
ST_PWRDN.1
Powerdown mode not ignored
ST10F168
16-Bit MCU With 256K Byte Flash and 8K Byte RAM Memories
This is advance information on a new product now in development or undergoing evaluation. Details are subject to change without notice.
ERRATA SHEET - REVISION BB
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| BB | 3.3V Zero Delay Buffer |
| REV | ST10F168 ERRATA SHEET REVISION BB |
| ST1230C08K0 | 800V 1745A Phase Control SCR in a A-24 (K-Puk) package |
| ST1230C12K0 | 1200V 1745A Phase Control SCR in a A-24 (K-Puk) package |
| ST1230C14K0 | 1400V 1745A Phase Control SCR in a A-24 (K-Puk) package |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ST10F168-Q2 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:16-Bit Microcontroller |
| ST10F168Q3 | 制造商:STMicroelectronics 功能描述:MicroController, 16-Bit, 144 Pin, Plastic, QFP |
| ST10F168-Q3 | 制造商:STMicroelectronics 功能描述:MicroController, 16-Bit, 144 Pin, Plastic, QFP |
| ST10F168-Q6 | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:16-BIT MCU WITH 256K BYTE FLASH MEMORY AND 8K BYTE RAM |
| ST10F168SQ3 | 功能描述:16位微控制器 - MCU 256K Flash 8K RAM RoHS:否 制造商:Texas Instruments 核心:RISC 處理器系列:MSP430FR572x 數(shù)據(jù)總線寬度:16 bit 最大時鐘頻率:24 MHz 程序存儲器大小:8 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:2 V to 3.6 V 工作溫度范圍:- 40 C to + 85 C 封裝 / 箱體:VQFN-40 安裝風(fēng)格:SMD/SMT |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。