參數(shù)資料
型號(hào): ST16C450IQ48-F
廠商: Exar Corporation
文件頁(yè)數(shù): 7/28頁(yè)
文件大?。?/td> 0K
描述: IC UART SINGLE 48TQFP
標(biāo)準(zhǔn)包裝: 250
特點(diǎn): *
通道數(shù): 1,UART
FIFO's: 1 字節(jié)
電源電壓: 2.97 V ~ 5.5 V
帶故障啟動(dòng)位檢測(cè)功能:
帶調(diào)制解調(diào)器控制功能:
帶CMOS:
安裝類型: 表面貼裝
封裝/外殼: 48-TQFP
供應(yīng)商設(shè)備封裝: 48-TQFP(7x7)
包裝: 托盤
其它名稱: 1016-1667
ST16C450IQ48-F-ND
ST16C450
15
Rev. 4.20
LCR BIT-5 = logic 0, parity is not forced (normal default
condition)
LCR BIT-5 = logic 1 and LCR BIT-4 = logic 0, parity bit
is forced to a logical 1 for the transmit and receive
data.
LCR BIT-5 = logic 1 and LCR BIT-4 = logic 1, parity bit
is forced to a logical 0 for the transmit and receive
data.
LCR
Parity selection
Bit-5
Bit-4
Bit-3
X
0
No parity
0
1
Odd parity
0
1
Even parity
1
0
1
Force parity”1”
1
Forced parity “0”
LCR BIT-6:
When enabled the Break control bit causes a break
condition to be transmitted (the TX output is forced to
a logic 0 state). This condition exists until disabled by
setting LCR bit-6 to a logic 0.
Logic 0 = No TX break condition. (normal default
condition)
Logic 1 = Forces the transmitter output (TX) to a logic
0 for alerting the remote receiver to a line break
condition.
LCR BIT-7:
The internal baud rate counter latch and Enhance
Feature mode enable.
Logic 0 = Divisor latch disabled. (normal default
condition)
Logic 1 = Divisor latch and enhanced feature register
enabled.
Modem Control Register (MCR)
This register controls the interface with the modem or a
peripheral device.
MCR BIT-0:
Logic 0 = Force -DTR output to a logic 1. (normal
default condition)
Logic 1 = Force -DTR output to a logic 0.
MCR BIT-1:
Logic 0 = Force -RTS output to a logic 1. (normal default
condition)
Logic 1 = Force -RTS output to a logic 0.
MCR BIT-2:
Logic 0 = Set -OP1 output to a logic 1. (normal default
condition)
Logic 1 = Set -OP1 output to a logic 0.
MCR BIT-3:
Logic 0 = Set -OP2 output to a logic 1. (normal default
condition)
Logic 1 = Set -OP2 output to a logic 0.
MCR BIT-4:
Logic 0 = Disable loop-back mode. (normal default
condition)
Logic 1 = Enable local loop-back mode (diagnostics).
MCR BIT 5-7: Not used and set to “0”.
Line Status Register (LSR)
This register provides the status of data transfers
between. the ST16C450 and the CPU.
LSR BIT-0:
Logic 0 = No data in receive holding register. (normal
default condition)
Logic 1 = Data has been received and is saved in the
receive holding register.
LSR BIT-1:
Logic 0 = No overrun error. (normal default condition)
Logic 1 = Overrun error. A data overrun error occurred
in the receive shift register. This happens when addi-
tional data arrives while the RHR is full. In this case the
previous data in the shift register is overwritten. Note
that under this condition the data byte in the receive
shift register is not transfer into the RHR, therefore the
data in the RHR is not corrupted by the error.
LSR BIT-2:
Logic 0 = No parity error (normal default condition)
Logic 1 = Parity error. The receive character does not
have correct parity information and is suspect.
相關(guān)PDF資料
PDF描述
MAX7324AEG+T IC I/O EXPANDER I2C 8B 24QSOP
ATMEGA88-20MUR MCU AVR 8K FLASH 20MHZ 32QFN
XR16M570IL24-F IC UART FIFO 16B 24QFN
MAX7318AWG+ IC PORT EXPANDER 16BIT 24SOIC
XR16M581IL24-F IC UART FIFO 16B 24QFN
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ST16C450IQ48TR-F 制造商:Exar Corporation 功能描述:UART 1-CH 1Byte FIFO 3.3V/5V 48-Pin TQFP T/R 制造商:Exar Corporation 功能描述:ST16C450 Series 1.5 Mbps 5.5 V Universal Asynchronous UART - TQFP-48 制造商:Exar Corporation 功能描述:ST16C450IQ48TR-F
ST16C452 制造商:EXAR 制造商全稱:EXAR 功能描述:DUAL UART WITH PARALLEL PRINTER PORT
ST16C452CJ68 制造商:Rochester Electronics LLC 功能描述: 制造商:Exar Corporation 功能描述:UART 2-CH 3.3V/5V 68-Pin PLCC
ST16C452CJ68-F 功能描述:UART 接口集成電路 DUAL UART W/PARALEL PRINTER PORT RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 數(shù)據(jù)速率:3 Mbps 電源電壓-最大:3.6 V 電源電壓-最小:2.7 V 電源電流:20 mA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:LQFP-48 封裝:Reel
ST16C452CJ68PS 制造商:Rochester Electronics LLC 功能描述: 制造商:Exar Corporation 功能描述: