參數(shù)資料
型號: ST16C454CJ68TR-F
廠商: Exar Corporation
文件頁數(shù): 9/29頁
文件大?。?/td> 0K
描述: IC UART QUAD 68PLCC
標(biāo)準(zhǔn)包裝: 250
特點: *
通道數(shù): 4,QUART
FIFO's: 1 字節(jié)
電源電壓: 2.97 V ~ 5.5 V
帶故障啟動位檢測功能:
帶調(diào)制解調(diào)器控制功能:
帶CMOS:
安裝類型: 表面貼裝
封裝/外殼: 68-LCC(J 形引線)
供應(yīng)商設(shè)備封裝: 68-PLCC
包裝: 帶卷 (TR)
ST16C454
17
Rev. 3.31
LCR BIT-5 = logic 0, parity is not forced. (normal default
condition)
LCR BIT-5 = logic 1 and LCR BIT-4 = logic 0, parity bit
is forced to a logical 1 for the transmit and receive
data.
LCR BIT-5 = logic 1 and LCR BIT-4 = logic 1, parity bit
is forced to a logical 0 for the transmit and receive
data.
LCR
Parity selection
Bit-5
Bit-4
Bit-3
X
0
No parity
0
1
Odd parity
0
1
Even parity
1
0
1
Force parity “1”
1
Forced parity “0”
LCR BIT-6:
When enabled the Break control bit causes a break
condition to be transmitted (the TX output is forced to
a logic 0 state). This condition exists until disabled by
setting LCR bit-6 to a logic 0.
Logic 0 = No TX break condition. (normal default
condition)
Logic 1 = Forces the transmitter output (TX) to a logic
0 for alerting the remote receiver to a line break
condition.
LCR BIT-7:
Not used - Initialized to a logic 0.
Modem Control Register (MCR)
This register controls the interface with the modem or
a peripheral device.
MCR BIT-0:
Logic 0 = Force -DTR output to a logic 1. (normal
default condition)
Logic 1 = Force -DTR output to a logic 0.
MCR BIT-1:
Logic 0 = Force -RTS output to a logic 1. (normal
default condition)
Logic 1 = Force -RTS output to a logic 0.
MCR BIT-2:
This bit is used in the Loop-back mode only. In the
loop-back mode this bit is use to write the state of the
modem -RI interface signal via -OP1.
MCR BIT-3: (Used to control the modem -CD signal
in the loop-back mode.)
Logic 0 = Forces INT (A-D) outputs to the three state
mode during the 16 mode. (normal default condition)
In the Loop-back mode, sets -OP2 (-CD) internally to
a logic 1.
Logic 1 = Forces the INT (A-D) outputs to the active
mode during the 16 mode. In the Loop-back mode,
sets -OP2 (-CD) internally to a logic 0.
MCR BIT-4:
Logic 0 = Disable loop-back mode. (normal default
condition)
Logic 1 = Enable local loop-back mode (diagnostics).
MCR BIT 5-7:
Not used - Initialized to a logic 0.
Line Status Register (LSR)
This register provides the status of data transfers
between. the 454 and the CPU.
LSR BIT-0:
Logic 0 = No data in receive holding register. (normal
default condition)
Logic 1 = Data has been received and is saved in the
receive holding register.
LSR BIT-1:
Logic 0 = No overrun error. (normal default condition)
Logic 1 = Overrun error. A data overrun error occurred
in the receive shift register. This happens when addi-
tional data arrives while the RHR is full. In this case the
previous data in the shift register is overwritten. Note
that under this condition the data byte in the receive
shift register is not transferred into the RHR, therefore
the data in the RHR is not corrupted by the error.
LSR BIT-2:
Logic 0 = No parity error. (normal default condition)
Logic 1 = Parity error. The receive character does not
have correct parity information and is suspect. In the
RHR mode, this error is associated with the character
相關(guān)PDF資料
PDF描述
XR16C850CMTR-F IC UART FIFO 128B 48TQFP
XR16L570IL32-F IC UART FIFO 16B 32QFN
XR16L651CM-F IC UART FIFO 32B 48TQFP
XR68C92IJTR-F DUAL CHANNEL UART 44PLCC
XR68C192CVTR-F IC UART FIFI DUAL 44LQFP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ST16C454IJ68 制造商:EXAR 制造商全稱:EXAR 功能描述:QUAD UNIVERSAL ASYNCHRONOUS RECEIVER/TRANSMITTER (UART)
ST16C454IJ68-F 功能描述:UART 接口集成電路 QUAD UART RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 數(shù)據(jù)速率:3 Mbps 電源電壓-最大:3.6 V 電源電壓-最小:2.7 V 電源電流:20 mA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:LQFP-48 封裝:Reel
ST16C454IJ68TR-F 功能描述:UART 接口集成電路 QUAD UART RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 數(shù)據(jù)速率:3 Mbps 電源電壓-最大:3.6 V 電源電壓-最小:2.7 V 電源電流:20 mA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:LQFP-48 封裝:Reel
ST16C550 制造商:EXAR 制造商全稱:EXAR 功能描述:UART WITH 16-BYTE FIFO’s
ST16C550_05 制造商:EXAR 制造商全稱:EXAR 功能描述:UART WITH 16-BYTE FIFO’s