- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄372304 > ST62E01CD3 MICROCONTROLLER|8-BIT|ST6200 CPU|CMOS|DIP|16PIN|CERAMIC PDF資料下載
參數(shù)資料
| 型號(hào)： | ST62E01CD3 |
| 英文描述： | MICROCONTROLLER|8-BIT|ST6200 CPU|CMOS|DIP|16PIN|CERAMIC |
| 中文描述： | 單片機(jī)| 8位| ST6200的CPU |的CMOS |雙酯| 16PIN |陶瓷 |
| 文件頁(yè)數(shù)： | 30/82頁(yè) |
| 文件大小： | 870K |
| 代理商： | ST62E01CD3 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)當(dāng)前第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)
30/82
ST62T18C/E18C
INTERRUPTS
(Cont’d)
3.4.3 Interrupt Option Register (IOR)
The Interrupt Option Register (IOR) is used to en-
able/disable the individual interrupt sources and to
select the operating mode of the external interrupt
inputs. This register is write-only and cannot be
accessed by single-bit operations.
Address: 0C8h
—
Write Only
Reset status: 00h
Bit 7, Bits 3-0 =
Unused
.
Bit 6 =
LES
:
Level/Edge Selection bit
.
When this bit is set to one, the interrupt source #1
is level sensitive. When cleared to zero the edge
sensitive mode for interrupt request is selected.
Bit 5 =
ESB
:
Edge Selection bit
.
The bit ESB selects the polarity of the interrupt
source #2.
Bit 4 =
GEN
:
Global Enable Interrupt
. When this bit
is set to one, all interrupts are enabled. When this
bit is cleared to zero all the interrupts (excluding
NMI) are disabled.
When the GEN bit is low, the NMI interrupt is ac-
tive but cannot cause a wake up from STOP/WAIT
modes.
This register is cleared on reset.
3.4.4 Interrupt sources
Interrupt sources available on the ST62E18C/
T18C are summarized in the
Table 10
with associ-
ated mask bit to enable/disable the interrupt re-
quest.
Table 10. Interrupt Requests and Mask Bits
7
0
-
LES
ESB
GEN
-
-
-
-
Peripheral
Register
Address
Register
C8h
D4h
D1h
Mask bit
Masked Interrupt Source
Interrupt
source
All
source 4
source 4
GENERAL
TIMER
A/D CONVERTER
IOR
TSCR1
ADCR
GEN
ETI
EAI
RXIEN
TXIEN
OVIE
CPIE
EIE
ALL
ORPAn-DRPAn
ORPBn-DRPBn
ORPDn-DRPDn
All Interrupts, excluding NM
I
TMZ: TIMER Overflow
EOC: End of Conversion
RXRDY: Byte received
TXMT: Byte sent
OVF: ARTIMER Overflow
CPF: Successful compare
EF: Active edge on ARTIMin
End of Transmission
PAn pin
PBn pin
PDn pin
UART
UARTCR
D7h
source 4
ARTIMER
ARMC
E5h
source 3
SPI
Port PAn
Port PBn
Port PDn
SIDR
ORPA-DRPA
ORPB-DRPB
ORPD-DRPD
DCh
C0h-C4h
C1h-C5h
C3h-C7h
source 1
source 1
source 2
source 2
30
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ST62E18CF1 | 8-BIT MICROCONTROLLER ( MCU ) WITH OTP. ROM. FASTROM. A/D CONVERTER. 8-BIT AUTO-RELOAD TIMER. UART. OSG. SAFE RESET AND 20 PINS |
| ST62E20BF1 | 8-BIT MICROCONTROLLER |
| ST62E25BF1 | 8-BIT MICROCONTROLLER |
| ST62E94F1 | IC PSRAM 32MB 54-VFBGA |
| ST62P18CB1 | 8-BIT MICROCONTROLLER ( MCU ) WITH OTP. ROM. FASTROM. A/D CONVERTER. 8-BIT AUTO-RELOAD TIMER. UART. OSG. SAFE RESET AND 20 PINS |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ST62E01CD3/CCC | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Microcontroller |
| ST62E01CD6 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:8-Bit Microcontroller |
| ST62E01CD6/CCC | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Microcontroller |
| ST62E01CF1 | 功能描述:8位微控制器 -MCU UV EPROM 2K No Intrf RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數(shù)據(jù)總線寬度:8 bit 最大時(shí)鐘頻率:50 MHz 程序存儲(chǔ)器大小:16 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風(fēng)格:SMD/SMT |
| ST62E01F1/HWD | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:8-Bit Microcontroller |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。