- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄383839 > ST70134A ASCOT (TM) INTEGRATED ADSL CMOS ANALOG FRONT-END CIRCUIT PDF資料下載
參數(shù)資料
| 型號(hào)： | ST70134A |
| 英文描述： | ASCOT (TM) INTEGRATED ADSL CMOS ANALOG FRONT-END CIRCUIT |
| 中文描述： | 阿斯科特（TM）集成寬頻CMOS模擬前端電路 |
| 文件頁(yè)數(shù)： | 15/22頁(yè) |
| 文件大?。?/td> | 154K |
| 代理商： | ST70134A |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)當(dāng)前第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)
ST70134A
15/22
Control Interface Timing
The word clock (CLWD) is used to sample at negative going edge the control information. The start bit
b15 is transmitted first followed by bits b[14:0] and at least 16 stop bits need to be provided to validate the
data.
Figure 8 :
Control Interface
Data set-up and hold time versus falling edge CLWD must be greater than 10nsec.
Receive / Transmit Interface
RECEIVE / TRANSMIT PROTOCOL
The digital interface is based on 4 x 8.832MHz (35.328MHz) data lines in the following manner:
If OSR = 2 (OSR bit set to 1) is selected, CLKNIB is used as nibble clock (17.664MHz, disabled in normal
mode), and all the RXi, TXi, CLKWD periods are twice as long as in normal mode. This ensures a
compatibility with lower speed products.
TX Signal Dynamic
The dynamic of data signal for both TX DACs is 12 bits extracted from the available signed 16 bit repre-
sentation coming from the digital processor.
The maximal positive number is 2
14
-1, the most negative number is -2
14
, the 3 LSBs are filled with ’0’.
Any signal exceeding these limits is clamped to the maximum value.
Table 18 :
TX Data Bit Map
The two sign bits must be identical.
BIT MAP/NIBBLE
N0
N1
N2
N3
TXD0
not used
data bit 1
data bit 5
data bit 9
TXD1
not used
data bit 2
data bit 6
data bit 10
TXD2
not used
data bit 3
data bit 7
data SIGN
TXD3
d0 = data bit 0 (LSB)
data bit 4
data bit 8
data SIGN
Table 19 :
TX Nibble Bit Map
N3
N2
N1
N0
sign
sign
d10
d9
d8
d7
d6
d5
d4
d3
d2
d1
d0
n.u.
n.u.
n.u.
Data
ID.
CLWD
CTRLIN
Start
Bit
>=16 Stop
Bits = High
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ST72521B | ST72521B - 80/64-PIN 8-BIT MCU WITH 32 TO 60K ROM. FIVE TIMERS. SPI. SCI. I2C. CAN INTERFACE |
| ST72521BAR6 | ST72521B - 80/64-PIN 8-BIT MCU WITH 32 TO 60K ROM. FIVE TIMERS. SPI. SCI. I2C. CAN INTERFACE |
| ST72521BAR9 | ST72521B - 80/64-PIN 8-BIT MCU WITH 32 TO 60K ROM. FIVE TIMERS. SPI. SCI. I2C. CAN INTERFACE |
| ST72521BM6 | ST72521B - 80/64-PIN 8-BIT MCU WITH 32 TO 60K ROM. FIVE TIMERS. SPI. SCI. I2C. CAN INTERFACE |
| ST72521BM9 | ST72521B - 80/64-PIN 8-BIT MCU WITH 32 TO 60K ROM. FIVE TIMERS. SPI. SCI. I2C. CAN INTERFACE |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ST70134-ST70135A | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:ASCOT ADSL MODEM CHIP SET FOR CPE |
| ST70134TR | 功能描述:電信線路管理 IC ADSL DMT Transceiver RoHS:否 制造商:STMicroelectronics 產(chǎn)品:PHY 接口類型:UART 電源電壓-最大:18 V 電源電壓-最小:8 V 電源電流:30 mA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VFQFPN-48 封裝:Tray |
| ST70135 | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:ASCOTTM DMT TRANSCEIVER |
| ST70135A | 制造商:STMicroelectronics 功能描述:Modem Chip Single 144-Pin PQFP |
| ST70136 | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:CPE ADSL ANALOG FRONT END |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。