- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄385871 > ST70137TQFP (意法半導(dǎo)體) UNICORNTM PCI & USB CONTROLLERLESS ADSL DMT TRANSCEIVER PDF資料下載
參數(shù)資料
| 型號： | ST70137TQFP |
| 廠商： | 意法半導(dǎo)體 |
| 英文描述： | UNICORNTM PCI & USB CONTROLLERLESS ADSL DMT TRANSCEIVER |
| 中文描述： | UNICORNTM的PCI |
| 文件頁數(shù)： | 11/22頁 |
| 文件大?。?/td> | 140K |
| 代理商： | ST70137TQFP |
ST70137
11/22
PCI_TRDYN
I/O
I
L
PCI Target Ready
This signal is driven by the select target to indicate the tar-
get is able to complete the current data phase. During
read transactions, it indicates PCI_AD[] contains valid
data. Wait states occur until both PCI_TRDYN and
PCI_IRDYN are asserted togheter.
PCI_PERRN
I/O
I
L
PCI Parity Error
Only for reportingdata parity errors for all bus transactions
except forspecial cycles. It is drivenby the agent receiving
data two clock cycles after the parity was detected as an
error. This signal is driven inactive (high) for one clock
cycle prior to returning to the tri-statecondition.
PCI_SERRN
O
Z
L
PCI System Error
Used to report address and data parity errors on special
cycle commands and any other error condition having a
catastrophic system impact.
PCI_INTAN
O
Z
L
PCI Interrupt A
This signal is defined as optional and level sensitive. Driv-
ing it low will interrupt to the host. The PCI_INTAN inter-
rupt is to be used for any single function device requiring
an interrupt capability.
PCI_PMEN
O
Z
L
PCI Power Management Event
This signal is used to indicate that a power management
event has been detected. The PCI_PMEN signal is asyn-
chronous with respect to the PCI clock; it is set (if
enabled) by the low to high transition of the ACTD signal.
PCI_STOPN
I/O
I
L
PCI Stop
This signal indicates the current target is requesting the
master to stop the current transaction.
USB INTERFACE
DPLUS
I/O
I
+
Differential positive USB data input/output.
DMINUS
I/O
I
-
Differential negative USB data input/output.
MISCELLANEOUS INTERFACE
GPIO[3:0]
I/O
I
-
General Purpose I/O Bus
These signals are controlled by internal registers located
inside ADSL uP block. At the Power-up, Hardware or
Software Reset the input direction is chosen.
CFG_MEM_SEL
I
I
-
Select Internal [1] or External [0] PCI/USB configuration
memory.
USB_PCIN_sel
I
I
-
Select PCI [0] or USB [1] Interface
Selecting USB interface and if all Test Pins are set to
default value, all the PCI Pads are deactivated. The
power supply for this section can be not provided. The
PCI section is frozen.
Selecting PCI interface the DMINUSand DPLUS has to be
set to the low level(reset mode).The PLL is in powerdown
and no any clock will be providedto the USBsection.
VAUX_D / USB_SP
I
I
-
VAUX Detect when USB_PCIN_sel = [0] or USB SELF
POWERED when USB_PCIN_sel = [1].
Signal Name
Direction
Init Status
Polarity
Signal Description
PIN DESCRIPTION
(continued)
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ST7250 | 8-BIT MCU FOR CAN WITH 32K ROM, 1K RAM, EEPROM, ADC, WDG, PWM/BRM, 2 TIMERS, SPI AND SCI INTERFACES |
| ST7250A6 | 8-BIT MCU FOR CAN WITH 32K ROM, 1K RAM, EEPROM, ADC, WDG, PWM/BRM, 2 TIMERS, SPI AND SCI INTERFACES |
| ST7250B4 | 8-BIT MCU FOR CAN WITH 32K ROM, 1K RAM, EEPROM, ADC, WDG, PWM/BRM, 2 TIMERS, SPI AND SCI INTERFACES |
| ST7271 | 8-BIT HCMOS MCUs WITH EEPROM AND TV/MONITOR DEDICATED FUNCTIONS |
| ST7271J1 | 8-BIT HCMOS MCUs WITH EEPROM AND TV/MONITOR DEDICATED FUNCTIONS |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ST70138 | 制造商:STMicroelectronics 功能描述: |
| ST70138B | 制造商:STMicroelectronics 功能描述: 制造商:STMicroelectronics 功能描述:MODEM IC |
| ST70138T | 制造商:STMicroelectronics 功能描述: |
| ST7018 | 制造商:Valor 功能描述: |
| ST70235A | 制造商:STMicroelectronics 功能描述:ADSL DMT ASCOT - Trays |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。