- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄98147 > STCD1020RDG6E (STMICROELECTRONICS) PLL BASED CLOCK DRIVER, PDSO8 PDF資料下載
參數(shù)資料
| 型號： | STCD1020RDG6E |
| 廠商： | STMICROELECTRONICS |
| 元件分類： | 時(shí)鐘及定時(shí) |
| 英文描述： | PLL BASED CLOCK DRIVER, PDSO8 |
| 封裝： | 2 X 2 MM, ROHS COMPLIANT, TDFN-8 |
| 文件頁數(shù)： | 2/40頁 |
| 文件大?。?/td> | 1775K |
| 代理商： | STCD1020RDG6E |
第1頁當(dāng)前第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁
Device operation
STCD1020, STCD1030, STCD1040
2
Device operation
The STCD1020, STCD1030 and STCD1040 are 2, 3 or 4 buffered unity gain clock
distribution circuits. They accept the clock input from an external clock source and send 2, 3
or 4 buffered outputs to different devices.
Each clock output of the STCD1020, STCD1030 and STCD1040 can be enabled for the
device connected to it. If the device connected is in standby and does not require a clock,
the buffer can be disabled to save power consumption. If all the devices connected are in
standby, the STCD1020, STCD1030 and STCD1040 will also be put into standby mode for
further power consumption saving. The enable signals and output clock signals truth table
are given in Table 3.
The input DC cut capacitor is embedded in STCD1020, STCD1030 and STCD1040. A
capacitor outside is needed for each of the clock outputs. The STCD1020, STCD1030 and
STCD1040 are internally biased at 1/2 VCC DC voltage level at the outputs.
Note:
"0" means logic low and "1" means logic high. When NO CLOCK outputs, the CLKx pins
stay at High Impedance.
Table 3.
Truth table for enable signals (EN 1-4) and output clocks (CLK1-4)
EN1
EN2
EN3
EN4
CLK1
CLK2
CLK3
CLK4
0
NO CLOCK
1
0
CLOCK
NO CLOCK
1
0
CLOCK
NO CLOCK
...
1
CLOCK
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| STCD23300F35F | 2330 SERIES, LOW SKEW CLOCK DRIVER, 4 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PBGA12 |
| STCD23100F35F | 2310 SERIES, LOW SKEW CLOCK DRIVER, 4 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PBGA12 |
| STCL1120YBFCWY5 | 12 MHz, OTHER CLOCK GENERATOR, PDSO5 |
| STE10/100E | 1 CHANNEL(S), 100M bps, LOCAL AREA NETWORK CONTROLLER, PQFP128 |
| STEL-1173/CM | 8-BIT, DSP-NUM CONTROLLED OSCILLATOR, PQCC44 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| STCD1020RDG6F | 功能描述:時(shí)鐘緩沖器 MULTI-CHANNEL CLOCK DISTRIBUTION CIRCUIT RoHS:否 制造商:Texas Instruments 輸出端數(shù)量:5 最大輸入頻率:40 MHz 傳播延遲（最大值）: 電源電壓-最大:3.45 V 電源電壓-最小:2.375 V 最大功率耗散: 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:LLP-24 封裝:Reel |
| STCD1020RDH6E | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:Multichannel clock distribution circuit |
| STCD1020RDH6F | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:Multichannel clock distribution circuit |
| STCD1020RDM6E | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:Multichannel clock distribution circuit |
| STCD1020RDM6F | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:Multichannel clock distribution circuit |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。