- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄299946 > STW5094 (STMICROELECTRONICS) SERIAL INPUT LOADING, 18-BIT DAC, PBGA36 PDF資料下載
參數(shù)資料
| 型號(hào)： | STW5094 |
| 廠商： | STMICROELECTRONICS |
| 元件分類： | DAC |
| 英文描述： | SERIAL INPUT LOADING, 18-BIT DAC, PBGA36 |
| 封裝： | 6 X 6 X 1.2 MM, TFBGA-36 |
| 文件頁數(shù)： | 16/37頁 |
| 文件大小： | 447K |
| 代理商： | STW5094 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁當(dāng)前第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁
23/37
STw5094
PCM Interface Timing
I2C Bus Control Port Timing
Note:
A signal is valid if it is above VIH or below VIL and invalid if it is between VIL and VIH.For the purpose of this specification the
following conditions apply (see Fig. 8):
a) All input signal are defined as: VIL = 0.2VCCIO, VIH = 0.8VCCIO, tR < 10ns, tF < 10ns.
b) Delay times are measured from the inputs signal valid to the output signal valid.
c) Setup times are measured from the data input valid to the clock input invalid.
d) Hold times are measured from the clock signal valid to the data input invalid.
Symbol
Parameter
Test Condition
Min.
Typ.
Max.
Unit
tHMF
Hold Time MCLK low to FS low
10
ns
tSFM
Setup Time, FS high to MCLK low
30
ns
tDMD
Delay Time, MCLK high to data
valid
Load = 20pF
100
ns
tDMZ
Delay Time, MCLK low to
DX disabled
10
100
ns
tDFD
Delay Time, FS high to data valid
Load = 20pF; Applies only if FS
rises later than MCLK rising edge
in Non Delayed Mode only
100
ns
tSDM
Setup Time, DR valid to MCLK
receive edge
20
ns
tHMD
Hold Time, MCLK low to DR
invalid
10
ns
tHMFR
Hold Time MCLK High to FS low
30
ns
tSFMR
Setup Time, FS high to MCLK
High
30
ns
tDMDR
Delay Time, MCLK low to data
valid
Load = 20pF
100
ns
tDMZR
Delay Time, MCLK High to DX
disabled
10
100
ns
tHMDR
Hold Time, MCLK High to DR
invalid
20
ns
Symbol
Parameter
Test Condition
Min.
Typ.
Max.
Unit
fSCL
Clock Frequency
400
kHz
tHIGH
Clock High Time
600
ns
tLOW
Clock Low Time
1300
ns
tR
SDA and SCL Rise Time
1000
ns
tF
SDA and SCL Fall Time
300
ns
tHD:STA
Start Condition Hold Time
600
ns
tSU:STA
Start Condition Setup Time
600
ns
tHD:DAT
Data Input Hold Time
0
ns
tSU:DAT
Data Input Setup Time
250
ns
tSU:STO
Stop Condition Setup Time
600
ns
tBUF
Bus Free Time
1300
ns
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| STZ6.8NT146 | 6.8 V, 0.2 W, SILICON, UNIDIRECTIONAL VOLTAGE REGULATOR DIODE |
| SU-A3DCNDG-FREQ | LVDS HF VCXO |
| SU-A3DCNDH-FREQ | LVDS HF VCXO |
| SU-A3DCXXX | LVDS HF VCXO |
| SV5415US | 3 A, SILICON, RECTIFIER DIODE |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| STW5094A | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:18-bit Low Power Asynchronous Stereo Audio DAC with Integrated Power Amplifiers and Voice Codec |
| STW5094A_05 | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:18-bit Low Power Asynchronous Stereo Audio DAC with Integrated Power Amplifiers and Voice Codec |
| STW5094AD | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:18-bit Low Power Asynchronous Stereo Audio DAC with Integrated Power Amplifiers and Voice Codec |
| STW5094AD/LF | 功能描述:音頻 DSP 18B Lo Pwr async stereo audio DAC RoHS:否 制造商:Texas Instruments 工作電源電壓: 電源電流: 工作溫度范圍: 安裝風(fēng)格: 封裝 / 箱體: 封裝:Tube |
| STW5094ADEMO | 制造商:STMicroelectronics 功能描述:5962F8974902VXA - Bulk |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。