- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄372394 > SX28ACSO SX28ACSO:IC-SM-8-BIT MCU PDF資料下載
參數(shù)資料
| 型號： | SX28ACSO |
| 英文描述： | SX28ACSO:IC-SM-8-BIT MCU |
| 中文描述： | SX28ACSO：集成電路釤8位微控制器 |
| 文件頁數(shù)： | 12/42頁 |
| 文件大小： | 312K |
| 代理商： | SX28ACSO |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁當(dāng)前第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁
1999 Scenix Semiconductor, Inc. All rights reserved.
- 12 -
www.scenix.com
SX18AC / SX20AC / SX28AC
5.0
The SX device has three registers (FUSE, FUSEX,
DEVICE) that control functions such as operating the
device in Turbo mode, extended (8-level deep) stack
operation, and speed selection for the internal RC oscilla-
tor. These registers are not programmable “on the fly”
5.1
FUSE Word (Read/Program at FFFh in main memory map)
TURBO
SYNC
Reserved
Reserved
DEVICE CONFIGURATION REGISTERS
during normal device operation. Instead, the FUSE and
FUSEX registers can only be accessed when the SX
device is being programmed. The DEVICE register is a
read-only, hard-wired register, programmed during the
manufacturing process.
IRC
DIV1/
IFBD
DIV0/
FOSC2
Res-
rved
CP
WDTE
FOSC1
FOSC0
Bit 11
Bit 0
TURBO
Turbo mode enable:
0 =
turbo (instruction clock = osc/1)
1 =
instr clock = osc/4
Synchronous input enable (for turbo mode): This bit synchronizes the signal presented at the input pin
to the internal clock through two internal flip-flops.
0 =
enabled
1 =
disabled
Internal RC oscillator enable:
0 =
enabled - OSC1 pulled low by weak pullup, OSC2 pulled high by weak pullup
1 =
disabled - OSC1 and OSC2 behave according to FOSC2: FOSC0
Internal RC oscillator divider:
00b
=
4 MHz
01b
=
1 MHz
10
=
128 KHz
11b
=
32 KHz
Internal crystal/resonator oscillator feedback resistor:
0=
disabled
Internal feedback resistor disable (external feedback required)
1=
enabled
Internal feedback resistor enabled ( valid when IRC = 1)
Code protect enable:
0 =
enabled (FUSE, code, and ID memories read back as garbled data)
1 =
disabled (FUSE, code, and ID memories can be read normally)
Watchdog timer enable:
0 =
disabled
1 =
enabled
FOSC2: FOSC0 External oscillator configuration (valid when IRC = 1):
000b =
LP1 – low power crystal (32KHz)
001b =
LP2 – low power crystal (32 KHz to 1 MHz)
010b =
XT1 – normal crystal (32 KHz to 10 MHz)
011b =
XT2 – normal crystal (1MHz to 24 MHz)
100b =
HS – high speed crystal (1MHz to 50 MHz)
101b =
Reserved
110b =
Reserved
111b =
RC network - OSC2 is pulled high with a weak pullup (no CLKOUT output)
Note:
The frequencies are target values.
SYNC
IRC
DIV2: DIV0
IFBD
CP
WDTE
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| SX18AC75DP | IC-8-BIT MCU |
| SX18AC75SO | IC-SM-8-BIT MCU |
| SX18ACDP | IC-8-BIT MCU |
| SX18ACSO | IC-SM-8 BIT MCU |
| SX20AC100SO | IC-SM-8-BIT MCU |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| SX28AD100-I/DP | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Configurable Communications Controllers with EE/Flash Program Memory, In-System Programming Capability and On-Chip Debug |
| SX28AD100-I/PQ | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Configurable Communications Controllers with EE/Flash Program Memory, In-System Programming Capability and On-Chip Debug |
| SX28AD100-I/SO | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Configurable Communications Controllers with EE/Flash Program Memory, In-System Programming Capability and On-Chip Debug |
| SX28AD100-I/SS | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Configurable Communications Controllers with EE/Flash Program Memory, In-System Programming Capability and On-Chip Debug |
| SX28AD100-I/TQ | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Configurable Communications Controllers with EE/Flash Program Memory, In-System Programming Capability and On-Chip Debug |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。