- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄383858 > SY100E195 (Micrel Semiconductor,Inc.) Programmable Delay Chip(可編程延遲芯片) PDF資料下載
參數(shù)資料
| 型號： | SY100E195 |
| 廠商： | Micrel Semiconductor,Inc. |
| 英文描述： | Programmable Delay Chip(可編程延遲芯片) |
| 中文描述： | 可編程延時(shí)芯片（可編程延遲芯片） |
| 文件頁數(shù)： | 1/8頁 |
| 文件大小： | 75K |
| 代理商： | SY100E195 |
Pin
Function
IN/IN
Signal Input
EN
Input Enable
D[0:7]
Mux Select Inputs
Q/Q
Signal Output
LEN
Latch Enable
SET MIN
Minimum Delay Set
SET MAX
Maximum Delay Set
CASCADE
Cascade Signal
DESCRIPTION
FEATURES
PIN NAMES
PROGRAMMABLE
DELAY CHIP
PIN CONFIGURATION
Rev.: E
Issue Date:
Amendment: /0
October, 1998
ClockWorks
SY10E195
SY100E195
I
Up to 2ns delay range
I
Extended 100E V
EE
range of –4.2V to –5.5V
I
≈
20ps/digital step resolution
I
>1GHz bandwidth
I
On-chip cascade circuitry
I
75Kk
input pulldown resistor
I
Fully compatible with Motorola MC10E/100E195
I
Available in 28-pin PLCC package
The SY10/100E195 are programmable delay chips
(PDCs) designed primarily for clock de-skewing and timing
adjustment. They provide variable delay of a differential
ECL input transition.
The delay section consists of a chain of gates
organized as shown in the logic diagram. The first two
delay elements feature gates that have been modified to
have delays 1.25 and 1.5 times the basic gate delay of
approximately 80ps. These two elements provide the
E195 with a digitally-selectable resolution of
approximately 20ps. The required device delay is selected
by the seven address inputs D[0:6], which are latched
on-chip by a high signal on the latch enable (LEN) control.
If the LEN signal is either LOW or left floating, then the
latch is transparent.
Because the delay programmability of the E195 is
achieved by purely differential ECL gate delays, the
device will operate at frequencies of >1GHz, while
maintaining over 600mV of output swing.
The E195 thus offers very fine resolution, at very high
frequencies, selectable entirely from a digital input,
allowing for very accurate system clock timing.
An eighth latched input, D
7
, is provided for cascading
multiple PDCs for increased programmable range. The
cascade logic allows full control of multiple PDCs, at the
expense of only a single added line to the data bus for
each additional PDC, without the need for any external
gating.
18
17
16
15
14
13
12
5
6
7
8
9
10 11
26
27
28
1
2
3
4
TOP VIEW
PLCC
J28-1
25 24 23 22 21 20 19
D
4
D
5
D
6
D
7
D
2
D
3
N
D
1
D
0
LEN
V
EE
IN
V
BB
N
N
S
S
C
E
C
NC
NC
V
CC
V
CCO
Q
Q
V
CCO
1
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| SY10E195 | Programmable Delay Chip(可編程延遲芯片) |
| SY10E196JCTR | PROGRAMMABLE DELAY CHIP WITH ANALOG INPUT |
| SY100E196 | Programmable Delay Chip with Analog Input(可編程延遲芯片（帶邏輯輸入）) |
| SY10E196 | Programmable Delay Chip with Analog Input(可編程延遲芯片（帶邏輯輸入）) |
| SY10E196JC | PROGRAMMABLE DELAY CHIP WITH ANALOG INPUT |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| SY100E195JC | 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:RF Micro Devices Inc 功能描述: |
| SY100E195JCTR | 制造商:MICREL 制造商全稱:Micrel Semiconductor 功能描述:PROGRAMMABLE DELAY CHIP |
| SY100E195JI | 功能描述:IC DELAY LINE 128TAP 28-PLCC RoHS:否 類別:集成電路 (IC) >> 時(shí)鐘/計(jì)時(shí) - 延遲線 系列:100E, Precision Edge® 標(biāo)準(zhǔn)包裝:2,500 系列:- 標(biāo)片/步級數(shù):- 功能:多個(gè)，不可編程 延遲到第一抽頭:10ns 接頭增量:- 可用的總延遲:10ns 獨(dú)立延遲數(shù):4 電源電壓:4.75 V ~ 5.25 V 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:14-SOIC（0.154"，3.90mm 寬） 供應(yīng)商設(shè)備封裝:14-SOIC 包裝:帶卷 (TR) |
| SY100E195JI TR | 功能描述:IC DELAY LINE 128TAP 28-PLCC RoHS:否 類別:集成電路 (IC) >> 時(shí)鐘/計(jì)時(shí) - 延遲線 系列:100E, Precision Edge® 標(biāo)準(zhǔn)包裝:2,500 系列:- 標(biāo)片/步級數(shù):- 功能:多個(gè)，不可編程 延遲到第一抽頭:10ns 接頭增量:- 可用的總延遲:10ns 獨(dú)立延遲數(shù):4 電源電壓:4.75 V ~ 5.25 V 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:14-SOIC（0.154"，3.90mm 寬） 供應(yīng)商設(shè)備封裝:14-SOIC 包裝:帶卷 (TR) |
| SY100E195JITR | 制造商:MICREL 制造商全稱:Micrel Semiconductor 功能描述:PROGRAMMABLE DELAY CHIP |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。