參數(shù)資料
型號: SY55856UHI
廠商: Micrel Inc
文件頁數(shù): 2/9頁
文件大?。?/td> 0K
描述: IC DELAY LINE 7TAP 32-TQFP
標準包裝: 250
系列: SuperLite&trade
標片/步級數(shù): 7
功能: 多個,不可編程
延遲到第一抽頭: 50ps
接頭增量: 50ps
可用的總延遲: 350ps
獨立延遲數(shù): 2
電源電壓: 2.3 V ~ 3.6 V
工作溫度: -40°C ~ 85°C
安裝類型: 表面貼裝
封裝/外殼: 32-TQFP 裸露焊盤
供應(yīng)商設(shè)備封裝: 32-EPAD-TQFP
包裝: 托盤
2
SuperLite
SY55856U
Micrel, Inc.
M9999-021908
hbwhelp@micrel.com or (408) 955-1690
PACKAGE/ORDERING INFORMATION
32-Pin EPAD-TQFP (H32-1)
Ordering Information(1)
Package
Operating
Package
Lead
Part Number
Type
Range
Marking
Finish
SY55856UHI
H32-1
Industrial
55856U
Sn-Pb
SY55856UHITR(2)
H32-1
Industrial
55856U
Sn-Pb
SY55856UHG(3)
H32-1
Industrial
55856U with
NiPdAu
Pb-Free bar line indicator Pb-Free
SY55856UHGTR(2, 3)
H32-1
Industrial
55856U with
NiPdAu
Pb-Free bar line indicator Pb-Free
Notes:
1. Contact factory for die availability. Dice are guaranteed at T
A = 25°C, DC Electricals only.
2. Tape and Reel.
3. Pb-Free package recommended for new designs.
32 31 30 29 28 27 26 25
910 11 12 13 14 15 16
1
2
3
4
5
6
7
8
24
23
22
21
20
19
18
17
Top View
EPAD-TQFP
H32-1
/DATA_IN
GND
DATA_IN
GND
CLK_IN
GND
/CLK_IN
/DATA_OUT
GND
DATA_OUT
GND
CLK_OUT
GND
/CLK_OUT
VCC
CINV
NC
LV
L
VCC
DELA
Y_SEL
S2
S1
S0
VCC
Pin Number
Pin Name
Pin Function
1, 3
/DATA_IN,
CML Input (Differential). This is one of the CML inputs, the data in signal. A delayed
DATA_IN
version of this signal appears at DATA_OUT, /DATA_OUT.
2, 4, 5, 7,
GND
Ground.
18, 20. 21, 23
22, 24
DATA_OUT,
CML Output (Differential). This is one of the CML outputs, the data output. It is a delayed
/DATA_OUT
version of DATA_IN , /DATA_IN.
6, 8
CLK_IN,
CML Input (Differential). This is one of the differential CML inputs, the clock in signal. A
/CLK_IN
delayed version of this input appears at CLK_OUT, /CLK_OUT.
17, 19
/CLK_OUT,
CML Output (Differential). This is one of the CML outputs, the clock output. It is a delayed,
CLK_OUT
copy of CLK_IN, /CLK_IN.
9, 10, 15, 16
VCC
Power Supply.
25, 26, 31, 32
11
CINV
VT Input (Single Ended). This is the clock inversion select signal. This input optionally
inverts the CLK_IN, /CLK_IN signal which results in an inverted CLK_OUT, /CLK_OUT. A
voltage below the VT threshold results in no inversion. A voltage above the threshold value
results in an inversion from the clock input to the clock output. Refer to the “VT input”
section below.
14
LVL
Analog Input. This input determines what level differentiates logic high from logic low. This
input affects the behavior of the CINV, S0, S1 and S2 inputs. Please refer to the “VT input“
section below for more details. For the control interface, see Figure 3a. For TTL control
interface, see Figure 3b.
30
DELAY_SEL
VT Input (Single Ended). CML compatible control logic. This is the delay path control input.
Logic high delays the clock signal with respect to the data signal. A logic low delays the
data signal with respect to the clock signal. Inputs S2, S1 and S0 control amount of delay.
27, 28, 29
S0, S1, S2
VT Input (Single Ended). CML compatible control logic. This is the delay selection control
input. These three bits define how much relative delay will occur between the data and
clock signals, as per the truth table shown in Table 2. For the control logic interface, see
Figure 3a. For TTL control interface, see Figure 3b. S0=LSB.
12, 13
NC
No Connect.
PIN DESCRIPTION
相關(guān)PDF資料
PDF描述
VI-2TJ-MX-B1 CONVERTER MOD DC/DC 36V 75W
ISL23328TFVZ IC DGTL POT 2CH 100K 14TSSOP
MS3450L22-18SY CONN RCPT 8POS WALL MNT W/SCKT
VE-B6W-MY-F3 CONVERTER MOD DC/DC 5.5V 50W
ISL23428TFVZ IC DGTL POT 2CH 100K 14TSSOP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
SY55856UHI TR 功能描述:IC DELAY LINE 7TAP 32-TQFP RoHS:否 類別:集成電路 (IC) >> 時鐘/計時 - 延遲線 系列:SuperLite&trade 標準包裝:2,500 系列:- 標片/步級數(shù):- 功能:多個,不可編程 延遲到第一抽頭:10ns 接頭增量:- 可用的總延遲:10ns 獨立延遲數(shù):4 電源電壓:4.75 V ~ 5.25 V 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:14-SOIC(0.154",3.90mm 寬) 供應(yīng)商設(shè)備封裝:14-SOIC 包裝:帶卷 (TR)
SY55856UHITR 制造商:MICREL 制造商全稱:Micrel Semiconductor 功能描述:2.5V/3.3V 2.5GHz DIFFERENTIAL 2-CHANNEL PRECISION CML DELAY LINE
SY55857L 制造商:MICREL 制造商全稱:Micrel Semiconductor 功能描述:3.3V, 2.5Gbps ANY INPUT-to-LVPECL DUAL TRANSLATOR
SY55857L_06 制造商:MICREL 制造商全稱:Micrel Semiconductor 功能描述:3.3V, 2.5Gbps ANY INPUT-to-LVPECL DUAL TRANSLATOR
SY55857LKG 功能描述:轉(zhuǎn)換 - 電壓電平 Dual 2-5 GHz Any Input to LV PECL Translator (I Temp, Green) RoHS:否 制造商:Micrel 類型:CML/LVDS/LVPECL to LVCMOS/LVTTL 傳播延遲時間:1.9 ns 電源電流:14 mA 電源電壓-最大:3.6 V 電源電壓-最小:3 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:MLF-8