參數(shù)資料
型號(hào): SY58627L
廠商: Micrel Semiconductor,Inc.
英文描述: DC-to-6.4Gbps Backplane Receive Buffer with Four Stage Programmable Equalization and DC-Offset Control
中文描述: DC至到6.4Gbps背板接收緩沖器與四階段可編程均衡和直流偏移控制
文件頁數(shù): 10/18頁
文件大?。?/td> 1423K
代理商: SY58627L
Micrel, Inc.
Detailed Description
The SY58627L is a high speed, low jitter receive buffer
with integrated loopback capability. This buffer also
provides input signal detect and output disable. Four
selectable levels of equalization are included with the
receiver. Equalization allows for faster data rates and
longer distances by reducing the effects of intersymbol
interference (ISI) caused by long cable and trace
lengths. Input equalization supports data rates up to
6.4Gbps.
SY58627L
Janaury 2006
10
M9999-012606-A
hbwhelp@micrel.com
or (408) 955-1690
DC-Offset Capability
The SY58627L transmitter includes the VTTIN and
VTTOUT pin for maximum interface flexibility and DC-
offset capability for the input and output, respectively.
This feature allows for interfacing with different logic
families without the use of AC-coupling. The output
buffer has internal 50
source terminated CML
outputs for minimizing round-trip reflections.
Transmitter Disable and Shutdown
The SY58627L disable function is initiated by pulling
/RXEN to logic HIGH. In disable mode, RXQ goes to a
LOW state and /RXQ goes to a HIGH state. The
threshold for /RXEN is set with the VTH pin. When the
VTH pin is floating, the VTH levels are TTL/CMOS-
compatible with a threshold voltage at V
CC
/2 (V
EE
=
0V). For PECL compatible levels, apply a V
CC
-1.3V
voltage at the VTH pin. Please refer to, “Typical
Operating Characteristics” for more details.
Loopback
The SY58627L features a loopback test mode,
activated by setting LBSEL to logic HIGH. Using the
SY58627L with the SY58626L enables local loopback
and link side loopback, shown in Figures 2b and 2c.
This mode enables an external loopback path,
bypassing circuitry on both local and link side. Please
refer to Table 1 and Figure 3 for Loopback Control
information.
Figure 2a. Normal Operation
Figure 2b. Local Loopback Mode
相關(guān)PDF資料
PDF描述
SY58627LMG DC-to-6.4Gbps Backplane Receive Buffer with Four Stage Programmable Equalization and DC-Offset Control
SY58627LMGTR DC-to-6.4Gbps Backplane Receive Buffer with Four Stage Programmable Equalization and DC-Offset Control
SY69753AL 3.3V, 125Mbps, 155Mbps Clock and Data Recovery
SY69753ALHG 3.3V, 125Mbps, 155Mbps Clock and Data Recovery
SY69753ALHGTR 3.3V, 125Mbps, 155Mbps Clock and Data Recovery
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
SY58627LMG 功能描述:緩沖器和線路驅(qū)動(dòng)器 6.4Gbps Receiver w/ Equalization (I Temp, Green) RoHS:否 制造商:Micrel 輸入線路數(shù)量:1 輸出線路數(shù)量:2 極性:Non-Inverting 電源電壓-最大:+/- 5.5 V 電源電壓-最小:+/- 2.37 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:MSOP-8 封裝:Reel
SY58627LMG TR 功能描述:緩沖器和線路驅(qū)動(dòng)器 6.4Gbps Receiver w/ Equalization (I Temp, Green) RoHS:否 制造商:Micrel 輸入線路數(shù)量:1 輸出線路數(shù)量:2 極性:Non-Inverting 電源電壓-最大:+/- 5.5 V 電源電壓-最小:+/- 2.37 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:MSOP-8 封裝:Reel
SY58627LMGTR 制造商:MICREL 制造商全稱:Micrel Semiconductor 功能描述:DC-to-6.4Gbps Backplane Receive Buffer with Four Stage Programmable Equalization and DC-Offset Control
SY58627LMG-TR 功能描述:RECEIVER 6.4GBPS W/EQUALIZATION 制造商:microchip technology 系列:* 零件狀態(tài):過期 標(biāo)準(zhǔn)包裝:1
SY5A00-5U1 制造商:SMC 功能描述:SY5000 5 port solenoid valve 2 x 3/2 24V