參數資料
| 型號： | SY605JC TR |
| 廠商： | Micrel Inc |
| 文件頁數： | 1/8頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC DELAY LINE 255TAP 28-PLCC |
| 標準包裝： | 750 |
| 標片/步級數： | 255 |
| 功能： | 可編程 |
| 延遲到第一抽頭： | 4ns |
| 接頭增量： | 15.7ps |
| 可用的總延遲： | 4ns ~ 40ns |
| 獨立延遲數： | 1 |
| 電源電壓： | 4.2 V ~ 5.7 V |
| 工作溫度： | 0°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 28-LCC（J 形引線） |
| 供應商設備封裝： | 28-PLCC |
| 包裝： | 帶卷 (TR) |
| 其它名稱： | SY605JCTR SY605JCTR-ND |
Rev.: E
Amendment: /0
Issue Date:
May, 1998
125MHz WRITE
PROGRAMMABLE
TIMING EDGE VERNIER
SY605
FINAL
DESCRIPTION
FEATURES
Micrel-Synergy's SY605 is an ECL-compatible timing vernier
(delay generator) whose time delay is programmed via an 8-
bit code which is loaded via an independent "WRITE" input.
The SY605 is fabricated in Micrel-Synergy's proprietary
ASSET bipolar process.
This device can be retriggered at speeds up to 125MHz,
with a delay span as short as 4ns. At minimum span, the
resolution is 4ns/255 = 15.7ps per step. The delay span is
externally adjustable up to 40ns. The SY605 employs
differential TRIGGER and WRITE inputs, and produces a
differential OUTPUT pulse; all other control signals are single-
ended ECL. Edge delay is specified by an 8-bit input which is
loaded into the device with the WRITE signal. The output
pulse width will typically be 3.5ns.
The SY605 is commonly used in Automatic Test Equipment
to provide precise timing edge placement; it is also found in
many instrumentation and communications applications.
Micrel-Synergy's circuit design techniques coupled with
ASSET technology result in not only ultra-fast performance,
but allow device operation at lower power dissipation than
competing technologies. Outstanding reliability is achieved in
volume production.
s True 125MHz retrigger rate
s Pin-compatible with Bt605
s 15ps delay resolution
s Less than
± 1 LSB timing accuracy
s Differential TRIGGER and delay WRITE inputs
s Delay spans from 4 to 40ns
s Compatible with 10KH ECL logic
s Lower power dissipation 350mW typical
s Available in 28-pin plastic (PLCC) or metal (MLCC)
J-lead package
PIN CONFIGURATION
BLOCK DIAGRAM
LATCH
8
+
–
LINEAR
RAMP
GENERATOR
D
R
FF
0 = STOP
1 = RUN
OUT
IEXT
D0 - D7
WRITE
CE
TRIG
VBB
PULSE
GEN
DAC
I/V
OUT
V
CC
V
CC
NC
OUT
NC
D0
TRIG
V
EE0
WRITE
D
7
V
EE1
NC
CE
COMP1
WRITE
COMP2
NC
VBB
V
CC
TRIG
D1
D2
D3
D4
D5
D6
18
17
16
15
14
13
12
56
7
8
9
10 11
26
27
28
1
2
3
4
TOP VIEW
PLCC
J28-1
25 24 23
21 20 19
22
IEXT
1
相關PDF資料 |
PDF描述 |
|---|---|
| SY69753ALHG | IC CLOCK/DATA REC 125MBPS 32TQFP |
| SY69753LHI TR | IC CLOCK/DATA RECVRY 3.3V 32TQFP |
| SY69754ALHG | IC CLOCK/DATA REC 622MBPS 32TQFP |
| SY69952ZC TR | IC TXRX CLOCK RECOVERY 28-SOIC |
| SY87700ALZG TR | IC CLOCK/DATA RECOVERY 28-SOIC |
相關代理商/技術參數 |
參數描述 |
|---|---|
| SY605JZ | 功能描述:IC DELAY LINE 255TAP 28-PLCC RoHS:是 類別:集成電路 (IC) >> 時鐘/計時 - 延遲線 系列:- 標準包裝:2,500 系列:- 標片/步級數:- 功能:多個，不可編程 延遲到第一抽頭:10ns 接頭增量:- 可用的總延遲:10ns 獨立延遲數:4 電源電壓:4.75 V ~ 5.25 V 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:14-SOIC（0.154"，3.90mm 寬） 供應商設備封裝:14-SOIC 包裝:帶卷 (TR) |
| SY605JZ TR | 功能描述:IC DELAY LINE 255TAP 28-PLCC RoHS:是 類別:集成電路 (IC) >> 時鐘/計時 - 延遲線 系列:- 標準包裝:2,500 系列:- 標片/步級數:- 功能:多個，不可編程 延遲到第一抽頭:10ns 接頭增量:- 可用的總延遲:10ns 獨立延遲數:4 電源電壓:4.75 V ~ 5.25 V 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:14-SOIC（0.154"，3.90mm 寬） 供應商設備封裝:14-SOIC 包裝:帶卷 (TR) |
| SY60K100F | 制造商:Schneider Electric 功能描述:APC SYMMETRA PX 60KW SCALABLE TO 100KW, 208V WITH STARTUP - Bulk 制造商:Schneider Electric 功能描述:APC Symmetra PX 60kW Scalable to 100kW, 208V with Startup |
| SY64K160H-PD | 制造商:American Power Conversion Corp (APC by Schneider Electric) 功能描述:APC SYMMETRA PX 64KW SCALABLE 制造商:Schneider Electric 功能描述:APC SYMMETRA PX 64KW SCALABLE TO 160KW, 400V W/ INTEGRATED M - Bulk |
| SY64K96H | 制造商:American Power Conversion Corp (APC by Schneider Electric) 功能描述:APC SYMMETRA PX 64KW SCALABLE 制造商:Schneider Electric 功能描述:APC SYMMETRA PX 64KW SCALABLE TO 96KW, 400V - Bulk |
發(fā)布緊急采購，3分鐘左右您將得到回復。