- 您現(xiàn)在的位置：買賣IC網 > PDF目錄11477 > SY87724LHEY (Micrel Inc)IC MUX/DEMUX 3X1 80TQFP PDF資料下載
參數(shù)資料
| 型號： | SY87724LHEY |
| 廠商： | Micrel Inc |
| 文件頁數(shù)： | 6/10頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC MUX/DEMUX 3X1 80TQFP |
| 標準包裝： | 160 |
| 系列： | AnyRate® |
| 功能： | 多路復用器/多路分解器 |
| 電路： | 1 x 3:1 |
| 電壓電源： | 雙電源 |
| 電壓 - 電源，單路/雙路(±)： | ±3.15 V ~ 3.45 V |
| 電流 - 電源： | 650mA |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 80-TQFP 裸露焊盤 |
| 供應商設備封裝： | 80-EPAD-TQFP（14x14） |
| 包裝： | 托盤 |
| 產品目錄頁面： | 1089 (CN2011-ZH PDF) |
| 其它名稱： | 576-2985 |
Micrel, Inc.
SY87724L
March 2008
5
M9999-032608-B
hbwhelp@micrel.com or (408) 955-1690
Pin Description
COMMON
LPBK – TTL Input
This pin defines whether a device exhibits local loopback
or not, as per the following table. Loopback internally
connects MUX serial out to demux serial in, thus the
user may expect MUX side parallel data to appear on
the demux parallel output pins.
LPBK
Functioning
0
Loopback
1
Normal
Table 1. LPBK Input Pin Function
SIZ0, SIZ1, SIZ2 – TTL Input
These three signals determine the width of the parallel
output, as well as the width of parallel input. The
following table describes the parallel width options.
Width
SIZ0
SIZ1
SIZ2
(1)
4
0
5
1
0
8
0
1
0
10
1
0
Undefined
X
1
Table 2. SIZ0, SIZ1, SIZ2 Input Truth Table
Note:
1. Pin 8 (SIZ2) should always be tied to a TTL logic level LOW.
DEMUX
DSIN± – Differential HSPC Input
This is the serial input to the SY87724L demux. It
accepts the serial data and converts it to parallel data. It
is ignored during loopback.
DCKIN± – Differential HSPC Input
This is the bit rate clock that feeds serial data into the
demux shift register. This signal also feeds the demux
strobe generator and primary divider, except during
loopback.
DFMIN± – Differential HSPC Input
This is the frame alignment input signal. This signal
resets the primary divider, as well as the strobe
generator. This effectively sets the alignment for the
parallel data being demuxed. Usually, DFMIN± asserts
one DCKIN± before a parallel word boundary, and
continues to assert one clock before every boundary.
However, DFMIN± need only occur once for proper
operation. Should DFMIN± assert at other than a
previously set boundary, the DPOUTCK± signal will
always occur later than would be expected. That is,
there will never be a short DPOUTCK± pulse.
DP0± through DP4± – Differential PECL Output
These signals may be used as either differential, or
single-ended. When converting to 4 or 5 bits, speed
issues may encourage the use of these signals
differentially. When converting to wider than 5 bits, these
signals are to be used single-ended. Please refer to the
applications section for further details.
DP5 through DP9 – PECL Output
These are the rest of the parallel output bits, to be used
when converting to wider than 5 bits. Which bits are valid
depends on the values of SIZ0, SIZ1, and SIZ2. Please
refer to the table in the applications section for further
details.
DPOUTCK± – Differential HSPC Output
This signal is used to strobe the DP0-9 data. It is used
differentially when converting to 4 or 5 bits, and is used
single-ended when converting to wider than 5 bits. The
clock rate of the line will be determined by the DCKIN
signal, and by the setting of the SIZ bits. This output
always provides valid differential logic levels.
MUX
MP0-9 – PECL Input
These bits accept data for muxing wider than 5 bits.
MPINCK+, used single-ended, determines when this
data may change. Please refer to the table in the
description for which pins represent what bits for various
widths.
MPF0–4± – Differential PECL Input
These signals are used when muxing 4 or 5 bits of
parallel data. MPINCK± determines when this data may
change. Please refer to the MUX table in the description
for which pins represent what bits for various widths.
MTXCLK± – Differential HSPC Input
This is the serial rate clock input to the MUX. It
determines the rate at which serial data will be shifted
out of the MUX.
MSOUT± – Differential PECL Output
This signal is the serialized data output.
相關PDF資料 |
PDF描述 |
|---|---|
| GRM31MR71H105KA88K | CAP CER 1UF 50V 10% X7R 1206 |
| GRM31MR71E105KA01K | CAP CER 1UF 25V 10% X7R 1206 |
| AD8109ASTZ | IC VIDEO CROSSPOINT SWIT 80LQFP |
| PIC16C55A-20/P | IC MCU OTP 512X12 28DIP |
| AD75019JPZ | IC CROSSPOINT SWIT 16X16 44PLCC |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| SY87724LHG | 制造商:MICREL 制造商全稱:Micrel Semiconductor 功能描述:3.3V AnyRate MUX/DEMUX Up to 2.7GHz |
| SY87724LHI | 功能描述:IC MUX/DEMUX 3X1 80TQFP RoHS:否 類別:集成電路 (IC) >> 接口 - 模擬開關，多路復用器，多路分解器 系列:AnyRate® 標準包裝:48 系列:- 功能:開關 電路:4 x SPST - NO 導通狀態(tài)電阻:100 歐姆 電壓電源:單/雙電源 電壓 - 電源，單路/雙路(±):2 V ~ 12 V，±2 V ~ 6 V 電流 - 電源:50nA 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:16-SOIC（0.154"，3.90mm 寬） 供應商設備封裝:16-SOIC 包裝:管件 |
| SY87724LHY | 功能描述:IC MUX/DEMUX 3X1 80LQFP RoHS:是 類別:集成電路 (IC) >> 接口 - 模擬開關，多路復用器，多路分解器 系列:AnyRate® 標準包裝:48 系列:- 功能:開關 電路:4 x SPST - NO 導通狀態(tài)電阻:100 歐姆 電壓電源:單/雙電源 電壓 - 電源，單路/雙路(±):2 V ~ 12 V，±2 V ~ 6 V 電流 - 電源:50nA 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:16-SOIC（0.154"，3.90mm 寬） 供應商設備封裝:16-SOIC 包裝:管件 |
| SY87725L | 制造商:MICREL 制造商全稱:Micrel Semiconductor 功能描述:2.5Gbps GPON/BPON ONU SERDES |
| SY87725L_11 | 制造商:MICREL 制造商全稱:Micrel Semiconductor 功能描述:2.5Gbps GPON/BPON ONU SERDES |
發(fā)布緊急采購，3分鐘左右您將得到回復。