參數資料
| 型號： | SY89250VMG TR |
| 廠商： | Micrel Inc |
| 文件頁數： | 1/6頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC RCVR/BUFFER PECL/ECL 8-MLF |
| 標準包裝： | 1 |
| 系列： | SY89 |
| 邏輯類型： | 差分接收器 |
| 電源電壓： | 3.3V，5V |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 8-VFDFN 裸露焊盤，8-MLF? |
| 供應商設備封裝： | 8-MLF?（2x2） |
| 包裝： | 標準包裝 |
| 產品目錄頁面： | 1090 (CN2011-ZH PDF) |
| 其它名稱： | 576-2948-6 |
1
Precision Edge
SY89250V
Micrel, Inc.
M9999-052505
hbwhelp@micrel.com or (408) 955-1690
The SY89250V is a differential PECL/ECL receiver/buffer
in a space saving (2mm
× 2mm) MLF package. The device
is functionally equivalent to the SY100EL16VC, but features
a 70% smaller footprint. It provides a V
BB output for either
single-ended application or as a DC bias for AC-coupling to
the device.
The SY89250V provides an /EN input which is synchro-
nized with the data input (D) signal in a way that provides
glitchless gating of the QHG and /QHG outputs. When the /EN
signal is LOW, the input is passed to the outputs and the data
output equals the data input. When the data input is HIGH and
the /EN goes HIGH, it will force the QHG LOW and the /QHG
HIGH on the next negative transition of the data input. If the
data input is LOW when the /EN goes HIGH, the next data
transition to a HIGH is ignored and QHG remains LOW and
/QHG remains HIGH. The next positive transition of the data
input is not passed on to the data outputs under these
conditions. The QHG and /QHG outputs remain in their dis-
abled state as long as the /EN input is held HIGH. The /EN
input has no influence on the /Q output and the data input is
passed on (inverted) to this output whether /EN is HIGH or
LOW. This configuration is ideal for crystal oscillator applica-
tions, where the oscillator can be free running and gated on
and off synchronously without adding extra counts to the
output.
All support documentation can be found on Micrel’s web
site at www.micrel.com.
DESCRIPTION
s 3.3V and 5V power supply options
s 250ps propagation delay
s Very high voltage gain
s Ideal for Pulse Amplifier and Limiting Amplifier
applications
s Data synchronous Enable/Disable (/EN) on Q
HG and
/Q
HG provides for complete glitchless gating of the
outputs
s Ideal for gating timing signals
s Complete solution for high quality, high frequency
crystal oscillator applications
s Available in an ultra-small 8-pin (2mm
××××× 2mm)
MLF package
FEATURES
Precision Edge
SY89250V
ENHANCED DIFFERENTIAL
RECEIVER
Rev.: B
Amendment: /0
Issue Date:
May 2005
Precision Edge
Precision Edge is a registered trademark of Micrel, Inc.
MicroLeadFrame and MLF are trademarks of Amkor Technology, Inc.
Micrel Part Number
PECL/ECL
Functional Cross
SY89250V
100k
SY100EL16VC
FUNCTIONAL CROSS REFERENCE
APPLICATIONS
s Oscillator modules
BLOCK DIAGRAM
1
2
3
45
6
8
LEN Q
D
VBB
LATCH
OE
7
VCC
QHG
/QHG
VEE
/Q
D
VBB
/EN
相關PDF資料 |
PDF描述 |
|---|---|
| LTC1606ISW#TRPBF | IC A/D CONV 16BIT SAMPLNG 28SOIC |
| MS27484T20B35SC | CONN PLUG 79POS STRAIGHT W/SCKT |
| MS27496E11F35SB | CONN RCPT 13POS BOX MNT W/SCKT |
| LTC1741CFW#TRPBF | IC ADC 12BIT 65MSPS 48-TSSOP |
| CS3102A-14S-57P | CONN RCPT 4POS BOX MNT W/PINS |
相關代理商/技術參數 |
參數描述 |
|---|---|
| SY89250VMI | 制造商:MICREL 制造商全稱:Micrel Semiconductor 功能描述:ENHANCED DIFFERENTIAL RECEIVER |
| SY89250VMI TR | 功能描述:IC RECEIVER DIFF 3.3V/5V 8-MLF RoHS:否 類別:集成電路 (IC) >> 邏輯 - 專用邏輯 系列:SY89 產品變化通告:Product Discontinuation 25/Apr/2012 標準包裝:1,500 系列:74SSTV 邏輯類型:DDR 的寄存緩沖器 電源電壓:2.3 V ~ 2.7 V 位數:14 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:48-TFSOP（0.240"，6.10mm 寬） 供應商設備封裝:48-TSSOP 包裝:帶卷 (TR) |
| SY89250VMITR | 制造商:MICREL 制造商全稱:Micrel Semiconductor 功能描述:ENHANCED DIFFERENTIAL RECEIVER |
| SY89251V | 制造商:MICREL 制造商全稱:Micrel Semiconductor 功能描述:Enhanced Differential Receiver |
| SY89251VMG TR | 功能描述:緩沖器和線路驅動器 Enhanced Differential Receiver w/ EN Pin RoHS:否 制造商:Micrel 輸入線路數量:1 輸出線路數量:2 極性:Non-Inverting 電源電壓-最大:+/- 5.5 V 電源電壓-最小:+/- 2.37 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:MSOP-8 封裝:Reel |
發(fā)布緊急采購，3分鐘左右您將得到回復。