- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄9306 > SY89295UTG (Micrel Inc)IC DELAY LINE 1024TAP 32-TQFP PDF資料下載
參數(shù)資料
| 型號(hào)： | SY89295UTG |
| 廠商： | Micrel Inc |
| 文件頁(yè)數(shù)： | 13/17頁(yè) |
| 文件大?。?/td> | 0K |
| 描述： | IC DELAY LINE 1024TAP 32-TQFP |
| 標(biāo)準(zhǔn)包裝： | 250 |
| 系列： | Precision Edge® |
| 標(biāo)片/步級(jí)數(shù)： | 1024 |
| 功能： | 可編程 |
| 延遲到第一抽頭： | 3.2ns |
| 接頭增量： | 10ps |
| 可用的總延遲： | 3.2ns ~ 14.8ns |
| 獨(dú)立延遲數(shù)： | 1 |
| 電源電壓： | 2.375 V ~ 3.6 V |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類(lèi)型： | 表面貼裝 |
| 封裝/外殼： | 32-TQFP |
| 供應(yīng)商設(shè)備封裝： | 32-TQFP |
| 包裝： | 托盤(pán) |
| 產(chǎn)品目錄頁(yè)面： | 1090 (CN2011-ZH PDF) |
| 其它名稱(chēng)： | 576-2081 SY89295UTG-ND |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)當(dāng)前第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)
Micrel, Inc.
SY89295U
March 2011
5
M9999-032511
hbwhelp@micrel.com or (408) 955-1690
Pin Description
Pin Number
Pin Name
Pin Function
23, 25, 26, 27, 29,
30, 31, 32, 1, 2
D[9:0]
CMOS, ECL, or TTL Control Bits: These control signals adjust the delay from IN to Q. See
“AC Electrical Characteristics” for delay values. In addition, see “Interface Applications”
section which illustrates the proper interfacing techniques for different logic standards.
D[9:0] contains pull-downs and defaults LOW when left floating. D0 (LSB), and D9 (MSB).
See “Typical Operating Characteristics” for delay information.
3
D10
CMOS, ECL, or TTL Control Bit: This bit is used to cascade devices for an extended
delay range. In addition, it drives CASCADE, and /CASCADE. Further, D[10] contains a
pull-down and defaults LOW when left floating.
4, 5
IN, /IN
LVPECL/ECL Signal Input: Input signal to be delayed. IN contains a 75k pull-down and
will default to a logic LOW if left floating.
6
VBB
(1)
Reference Voltage Output: When using a single-ended input signal source to IN or /IN,
connect the unused input of the differential pair to this pin. This pin can also be used to
re-bias AC-coupled inputs to IN and /IN. When used, de-couple to VCC using a 0.01F
capacitor, otherwise leave floating if not used. Maximum sink/source is ±0.5mA.
Reference Voltage Output: Connect this pin to VCF when D[9:0], and D[10] is ECL..
Logic Standard
VCF Connects to:
LVPECL
VEF,
(1)
CMOS
No Connect
7
VEF
TTL
1.5V Source
8
VCF
Reference Voltage Input: The voltage driven on VCF sets the logic transition threshold for
D[9:0], and D[10].
9, 24, 28
GND,
Exposed Pad(2)
Negative Supply: For MLF
package, exposed pad must be connected to a ground plane
that is the same potential as the ground pin.
10
LEN
ECL Control Input: When HIGH latches the D[9:0] and D[10] bits. When LOW, the D[9:0]
and D[10] latches are transparent.
11
SETMIN
ECL Control Input: When HIGH, D[9:0] registers are reset. When LOW, the delay is set by
SETMAX or D[9:0] and D[10]. SETMIN contains a pull-down and defaults LOW when left
floating.
12
SETMAX
ECL Control Input: When SETMAX is set HIGH and SETMIN is set LOW, D[9:0] =
1111111111. When SETMAX is LOW, the delay is set by SETMIN or D[9:0] and D[10].
SETMAX contains a pull-down and defaults LOW when left floating.
13, 18, 19, 22
VCC
Positive Power Supply: Bypass with 0.1F and 0.01F low ESR capacitors.
14, 15
/Cascade,
Cascade
LVPECL Differential Output: The outputs are used when cascading two or more
SY89295U to extend the delay range.
16
/EN
LVPECL Single-Ended Control Input: When LOW, Q is delayed from IN. When HIGH, Q is
a differential LOW. /EN contains a pull-down and defaults LOW when left floating.
20, 21
/Q, Q
LVPECL Differential Output: Q is a delayed version of IN. Always terminate the output
with 50 to VCC – 2V. See “Output Interface Applications” section.
17
NC
No Connect.
Notes:
1. Single-ended operation is only functional at 3.3V.
2. MLF
package only.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AD5271BRMZ-20-RL7 | IC DGTL POT SGL 256POS 10MSOP |
| VE-B4V-MY-F1 | CONVERTER MOD DC/DC 5.8V 50W |
| VE-B40-MY-F3 | CONVERTER MOD DC/DC 5V 50W |
| SY100EP195VTG | IC DELAY LINE 1024TAP 32-TQFP |
| VE-B40-MY-F2 | CONVERTER MOD DC/DC 5V 50W |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| SY89295UTG TR | 功能描述:延遲線/計(jì)時(shí)元素 2.5V/3.3V PECL Delay Line (I Temp, Green) RoHS:否 制造商:Micrel 功能:Active Programmable Delay Line 傳播延遲時(shí)間:1000 ps 工作溫度范圍: 封裝 / 箱體:QFN-24 封裝:Tube |
| SY89295UTGTR | 制造商:MICREL 制造商全稱(chēng):Micrel Semiconductor 功能描述:2.5V/3.3V 1.5GHz PRECISION LVPECL PROGRAMMABLE DELAY |
| SY89295UTI | 功能描述:IC DELAY LINE 1024TAP 32-TQFP RoHS:否 類(lèi)別:集成電路 (IC) >> 時(shí)鐘/計(jì)時(shí) - 延遲線 系列:Precision Edge® 標(biāo)準(zhǔn)包裝:2,500 系列:- 標(biāo)片/步級(jí)數(shù):- 功能:多個(gè)，不可編程 延遲到第一抽頭:10ns 接頭增量:- 可用的總延遲:10ns 獨(dú)立延遲數(shù):4 電源電壓:4.75 V ~ 5.25 V 工作溫度:0°C ~ 70°C 安裝類(lèi)型:表面貼裝 封裝/外殼:14-SOIC（0.154"，3.90mm 寬） 供應(yīng)商設(shè)備封裝:14-SOIC 包裝:帶卷 (TR) |
| SY89295UTI TR | 功能描述:IC DELAY LINE 1024TAP 32-TQFP RoHS:否 類(lèi)別:集成電路 (IC) >> 時(shí)鐘/計(jì)時(shí) - 延遲線 系列:Precision Edge® 標(biāo)準(zhǔn)包裝:2,500 系列:- 標(biāo)片/步級(jí)數(shù):- 功能:多個(gè)，不可編程 延遲到第一抽頭:10ns 接頭增量:- 可用的總延遲:10ns 獨(dú)立延遲數(shù):4 電源電壓:4.75 V ~ 5.25 V 工作溫度:0°C ~ 70°C 安裝類(lèi)型:表面貼裝 封裝/外殼:14-SOIC（0.154"，3.90mm 寬） 供應(yīng)商設(shè)備封裝:14-SOIC 包裝:帶卷 (TR) |
| SY89295UTITR | 制造商:MICREL 制造商全稱(chēng):Micrel Semiconductor 功能描述:2.5V/3.3V 1.5GHz PRECISION LVPECL PROGRAMMABLE DELAY |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。