- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄9092 > SY89429VZH TR (Micrel Inc)IC SYNTHESIZER FREQ PROGR 28SOIC PDF資料下載
6
Precision Edge
SY89429V
Micrel, Inc.
M9999-011106
hbwhelp@micrel.com or (408) 955-1690
M,N
S_CLOCK
S_DATA
S_LOAD
/P_LOAD
M[8:0]
N[1:0]
T2 T1
First
Bit
Last
Bit
T0
N1 N0 M8 M7 M6 M5 M4
PROGRAMMING INTERFACE
Programming the device is accomplished by properly
configuring the internal dividers to produce the desired
frequency at the outputs. The output frequency can be
represented by this formula:
Where FXTAL is the crystal frequency, M is the loop divider
modulus, and N is the output divider modulus. Note that it is
possible to select values of M such that the PLL is unable to
achieve loop lock. To avoid this, always ensure that M is
selected to be 200 ≤ M ≤ 400 for a 16MHz input reference.
M[8:0] and N[1:0] are normally specified once at power-on,
through the parallel interface, and then possibly again through
the serial interface. This approach allows the designer to bring
up the application at one frequency and then change or fine-
tune the clock, as the ability to control the serial interface
becomes available. To minimize transients in the frequency
domain, the output should be varied in the smallest step size
possible.
The TEST output provides visibility for one of several
internal nodes (as determined by the T[1:0] bits in the serial
configuration stream). It is not configurable through the parallel
interface. Although it is possible to select the node that
represents FOUT, the TTL output may not be able to toggle
fast enough for some of the higher output frequencies. The T2,
T1, T0 configuration latches are preset to 000 when /P_LOAD
is low, so that the FOUT outputs are as jitter-free as possible.
The serial configuration port can be used to select one of the
alternate functions for this pin.
The Test register is loaded with the first three bits, the N
register with the next two and the M register with the final eight
bits of the data stream on the S_DATA input. For each register,
the most significant bit is loaded first (T2, N1 and M8).
When T[2:0] is set to 100 the SY89429V is placed in PLL
bypass mode. In this mode the S_CLOCK input is fed directly
into the M and N dividers. The N divider drives the FOUT
differential pair and the M counter drives the TEST output pin.
In this mode the S_CLOCK input could be used for low speed
board level functional test or debug. Bypassing the PLL and
driving FOUT directly gives the user more control on the test
clocks sent through the clock tree (See detailed Block Diagram).
Because the S_CLOCK is a TTL level the input frequency is
limited to 250MHz or less. This means the fastest the FOUT
pin can be toggled via the S_CLOCK is 125MHz as the minimum
divide ratio of the N counter is 2. Note that the M counter output
on the TEST output will not be a 50% duty cycle due to the way
the divider is implemented.
T2
T1
T0
TEST
FOUT / /FOUT
000
Data Out – Last Bit SR
FVCO ÷ N
001
HIGH
FVCO ÷ N
010
FREF
FVCO ÷ N
011
M Counter Output
FVCO ÷ N
100
FOUT
FVCO ÷ N
101
LOW
FVCO ÷ N
110
S_CLOCK ÷ MS_CLOCK ÷ N
111
FOUT ÷ 4
FVCO ÷ N
FOUT = (
) x
FXTAL
8
M
N
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| V110A3V3H200B | CONVERTER MOD DC/DC 3.3V 200W |
| X9408YV24I | IC XDCP QUAD 64-TAP 2.5K 24TSSOP |
| VI-B7P-MY-F4 | CONVERTER MOD DC/DC 13.8V 50W |
| VE-254-IV | CONVERTER MOD DC/DC 48V 150W |
| VE-25P-MW-S | CONVERTER MOD DC/DC 13.8V 100W |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| SY89430 | 制造商:MICREL 制造商全稱:Micrel Semiconductor 功能描述:5V/3.3V PROGRAMMABLE FREQUENCY SYNTHESIZER (50MHz to 950MHz) |
| SY89430V | 制造商:MICREL 制造商全稱:Micrel Semiconductor 功能描述:5V/3.3V PROGRAMMABLE FREQUENCY SYNTHESIZER (50MHz to 950MHz) |
| SY89430V_06 | 制造商:MICREL 制造商全稱:Micrel Semiconductor 功能描述:5V/3.3V PROGRAMMABLE FREQUENCY SYNTHESIZER (50MHz to 950MHz) |
| SY89430VJC | 功能描述:IC SYNTHESIZER FREQ PROGR 28PLCC RoHS:否 類別:集成電路 (IC) >> 時(shí)鐘/計(jì)時(shí) - 時(shí)鐘發(fā)生器，PLL，頻率合成器 系列:Precision Edge® 產(chǎn)品變化通告:Product Discontinuation 04/May/2011 標(biāo)準(zhǔn)包裝:96 系列:- 類型:時(shí)鐘倍頻器，零延遲緩沖器 PLL:帶旁路 輸入:LVTTL 輸出:LVTTL 電路數(shù):1 比率 - 輸入:輸出:1:8 差分 - 輸入:輸出:無(wú)/無(wú) 頻率 - 最大:133.3MHz 除法器/乘法器:是/無(wú) 電源電壓:3 V ~ 3.6 V 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:16-TSSOP（0.173"，4.40mm 寬） 供應(yīng)商設(shè)備封裝:16-TSSOP 包裝:管件 其它名稱:23S08-5HPGG |
| SY89430VJC TR | 功能描述:IC SYNTHESIZER FREQ PROGR 28PLCC RoHS:否 類別:集成電路 (IC) >> 時(shí)鐘/計(jì)時(shí) - 時(shí)鐘發(fā)生器，PLL，頻率合成器 系列:Precision Edge® 產(chǎn)品變化通告:Product Discontinuation 04/May/2011 標(biāo)準(zhǔn)包裝:96 系列:- 類型:時(shí)鐘倍頻器，零延遲緩沖器 PLL:帶旁路 輸入:LVTTL 輸出:LVTTL 電路數(shù):1 比率 - 輸入:輸出:1:8 差分 - 輸入:輸出:無(wú)/無(wú) 頻率 - 最大:133.3MHz 除法器/乘法器:是/無(wú) 電源電壓:3 V ~ 3.6 V 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:16-TSSOP（0.173"，4.40mm 寬） 供應(yīng)商設(shè)備封裝:16-TSSOP 包裝:管件 其它名稱:23S08-5HPGG |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。