- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄98150 > SY89467UHYTR (MICREL INC) 89467 SERIES, LOW SKEW CLOCK DRIVER, 20 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PQFP64 PDF資料下載
參數(shù)資料
| 型號： | SY89467UHYTR |
| 廠商： | MICREL INC |
| 元件分類： | 時鐘及定時 |
| 英文描述： | 89467 SERIES, LOW SKEW CLOCK DRIVER, 20 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PQFP64 |
| 封裝： | LEAD FREE, TQFP-64 |
| 文件頁數(shù)： | 13/15頁 |
| 文件大?。?/td> | 558K |
| 代理商： | SY89467UHYTR |
Micrel, Inc.
SY89467U
April 2008
M9999-040808-C
hbwhelp@micrel.com or (408) 955-1690
7
Functional Description
Clock Select (SEL)
SEL is an asynchronous TTL/CMOS compatible input
that selects one of the two input signals. An internal
25k
pull-up resistor defaults the input to logic HIGH if
left open. Input switching threshold is VCC/2. Refer to
Figure 1a.
Fail-Safe Input (FSI)
The input includes a special failsafe circuit to sense
the amplitude of the input signal and to latch the
outputs when there is no input signal present, or when
the amplitude of the input signal drops sufficiently
below
100mVPK,
typically
30mVPK.
Maximum
frequency of the SY89467U is limited by the FSI
function. Refer to Figure 1b.
Input Clock Failure Case
If the input clock fails to a floating, static, or extremely
low signal swing such that the voltage across the input
pair is significantly less than 100mV, FSI function will
eliminate a metastable condition and latch the outputs
to the last valid state. No ringing and no undetermined
state will occur at the output under these conditions.
The output recovers to normal operation once the
input signal returns to a valid state with a typical swing
greater than 30mV.
Note that the FSI function will not prevent duty cycle
distortion in case of a slowly deteriorating (but still
toggling) input signal. Due to the FSI function, the
propagation delay will depend on the rise and fall time
of the input signal and on its amplitude.
Output Enable (OE)
OE is a synchronous TTL/CMOS compatible input that
enables/disables the outputs based upon the input to
this pin. The enable function is synchronous so that
the clock outputs will be enabled or disabled following
a rising and a falling edge of the input clock. Refer to
Figure 1c. Internal 25k
pull-up resistor defaults the
input to logic HIGH if left open. Input switching
threshold is VCC/2.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| SY89467UHY | 89467 SERIES, LOW SKEW CLOCK DRIVER, 20 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PQFP64 |
| SY89482LMG | LOW SKEW CLOCK DRIVER, QCC24 |
| SY89482LMGTR | LOW SKEW CLOCK DRIVER, QCC24 |
| SY89531LHZ | 622.08 MHz, OTHER CLOCK GENERATOR, PQFP64 |
| SY89534LHZ | 89534 SERIES, PLL BASED CLOCK DRIVER, 13 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PQFP64 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| SY89468U | 制造商:MICREL 制造商全稱:Micrel Semiconductor 功能描述:Precision LVDS 1:20 Fanout with 2:1 MUX and Internal Termination with Fail-Safe Input |
| SY89468UHY | 功能描述:編碼器、解碼器、復(fù)用器和解復(fù)用器 1:20 LVDS Fanout w/ 2:1 FSI Input MUX RoHS:否 制造商:Micrel 產(chǎn)品:Multiplexers 邏輯系列:CMOS 位數(shù): 線路數(shù)量（輸入/輸出）:2 / 12 傳播延遲時間:350 ps, 400 ps 電源電壓-最大:2.625 V, 3.6 V 電源電壓-最小:2.375 V, 3 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:QFN-44 封裝:Tray |
| SY89468UHY TR | 功能描述:編碼器、解碼器、復(fù)用器和解復(fù)用器 1:20 LVDS Fanout w/ 2:1 FSI Input MUX RoHS:否 制造商:Micrel 產(chǎn)品:Multiplexers 邏輯系列:CMOS 位數(shù): 線路數(shù)量（輸入/輸出）:2 / 12 傳播延遲時間:350 ps, 400 ps 電源電壓-最大:2.625 V, 3.6 V 電源電壓-最小:2.375 V, 3 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:QFN-44 封裝:Tray |
| SY89468UHYTR | 制造商:MICREL 制造商全稱:Micrel Semiconductor 功能描述:Precision LVDS 1:20 Fanout with 2:1 MUX and Internal Termination with Fail-Safe Input |
| SY89473U | 制造商:MICREL 制造商全稱:Micrel Semiconductor 功能描述:Precision LVPECL 2:1 Multiplexer with 1:2 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。