- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄8902 > SY89535LHZ (Micrel Inc)IC SYNTHESIZR LVPECL/LVDS 64TQFP PDF資料下載
參數(shù)資料
| 型號(hào)： | SY89535LHZ |
| 廠商： | Micrel Inc |
| 文件頁(yè)數(shù)： | 9/15頁(yè) |
| 文件大?。?/td> | 0K |
| 描述： | IC SYNTHESIZR LVPECL/LVDS 64TQFP |
| 標(biāo)準(zhǔn)包裝： | 160 |
| 系列： | Precision Edge® |
| 類(lèi)型： | 時(shí)鐘/頻率合成器 |
| PLL： | 帶旁路 |
| 輸入： | CMOS，HSTL，LVDS，LVPECL，LVTTL，SSTL |
| 輸出： | LVDS，LVPECL |
| 電路數(shù)： | 1 |
| 比率 - 輸入:輸出： | 1:13 |
| 差分 - 輸入:輸出： | 是/是 |
| 頻率 - 最大： | 500MHz |
| 除法器/乘法器： | 是/無(wú) |
| 電源電壓： | 3 V ~ 3.6 V |
| 工作溫度： | 0°C ~ 85°C |
| 安裝類(lèi)型： | 表面貼裝 |
| 封裝/外殼： | 64-TQFP 裸露焊盤(pán) |
| 供應(yīng)商設(shè)備封裝： | 64-EP-TQFP |
| 包裝： | 托盤(pán) |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)當(dāng)前第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)
3
Precision Edge
SY89534/35L
Micrel, Inc.
M9999-110308
hbwhelp@micrel.com or (408) 955-1690
PIN DESCRIPTION
Pin Number
Pin Name
Functional Description
4
VCO_SEL
LVTTL/CMOS Compatible Input: Selects between internal or external VCO. When
tied LOW (GND) internal VCO is selected. For external VCO, leave floating (default
condition is logic HIGH). Internal 25k
pull-up.
5, 6
PSEL(1:0)
LVTTL/CMOS Compatible Input: Controls input frequency pre divider. Internal 25k
pull-up. Default is logic HIGH. See
“Pre-Divide Frequency Select” table.
7
LOOP REF
Analog Input/Output: Provides the reference voltage for PLL loop filter.
8
LOOP FILTER
Analog Input/Output: Provides the loop filter for PLL. See
“External Loop Filter
Considerations” for loop filter values.
13,14,15,16
M (3:0)
LVTTL/CMOS Compatible Input: Used to change the PLL (Phase-Lock Loop)
feedback divider. Internal 25k
pull-up. (M0 = LSB). Default is logic HIGH.
See
“Feedback Divide Select” table.
22, 23, 24
FSEL_C (2:0)
LVTTL/CMOS Compatible Input: Bank C post divide select. Internal 25k
pull-up.
Default is logic HIGH. See
“Post-Divide Frequency Select” table.
26, 27, 28
FSEL_B (2:0)
LVTTL/CMOS Compatible Input: Bank B post divide select. Internal 25k
pull-up.
Default is logic HIGH. See
“Post-Divide Frequency Select” table.
56, 57, 58
FSEL_A (2:0)
LVTTL/CMOS Compatible Input: Bank A post divide select. Internal 25k
pull-up.
Default is logic HIGH. See
“Post-Divide Frequency Select.” FSEL_A0 = LSB.
59
OUT_SYNC
Banks A,B,C output synchronous control: (LVTTL/CMOS compatible).
Internal 25k
pull-up. After any bank has been programmed, toggle with a
HIGH-LOW-HIGH pulse to resynchronize all output banks.
Configuration
Pin Number
Pin Name
Functional Description
60, 61
V
CC_Logic
Power for Core Logic: Connect to 3.3V supply. 3.3V power pins are not internally
connected on the die, and must be connected together on the PCB.
62
V
CCA
Power for PLL: Connect to “quiet” 3.3V supply. 3.3V power pins are not internally
connected on the die, and must be connected together on the PCB.
55
V
CCOA
Power for Output Drivers: Connect all V
CCO pins to 3.3V supply. VCCO pins are not
30, 31, 50
V
CCOB
connected internally on the die.
21
V
CCOC
4, 9, 25, 63, 29
GND
Ground. All GND pins must be tied together on the PCB. Exposed pad must be
(exposed pad)
soldered to a ground plane.
Power
Pin Number
Pin Name
Functional Description
1, 2, 3
NC
No Connect: Leave floating.
10, 11
REFCLK, /REFCLK
Reference Input: This flexible input accepts any input TTL/CMOS, LVPECL, LVDS,
HSTL, SSTL. See
“Input Interface” section.
12
VBB_REF
Reference Output Voltage. Used for single-ended input. Maximum sink/source
current = 0.5mA.
51, 52, 53, 54
QA1 to QA0
Bank A 100k LVPECL Output Drivers: Output frequency is controlled by FSEL_A
(0:2). Terminate outputs with 50
to V
CC –2V. See “Output Termination
Recommendations” section for termination detail.
32–49
QB8 to QB0
Bank B Output Drivers: SY89534: 100k LVPECL output drivers.
SY89535: Differential LVDS outputs. See
“Output Termination Recommendations”
section for termination detail. Output frequency is controlled by FSEL_B (0:2).
17, 18, 19, 20
QC1 to QC0
Bank C 100k LVPECL Output Drivers: Output frequency is controlled by
FSEL_C (0:2). Terminate outputs with 50
to V
CC–2V. See “Output Termination
Recommendations” section.
64
NC
No Connect: Leave floating.
Input/Output
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MS27508E20F41B | CONN HSG RCPT 41POS BOX MNT SCKT |
| VI-J60-MZ-F1 | CONVERTER MOD DC/DC 5V 25W |
| AD7528JNZ | IC DAC 8BIT DUAL MULTIPLY 20-DIP |
| MS27474T16B35B | CONN HSG RCPT 55POS JAMNUT SCKT |
| GTC06AF-32-73S | CONN PLUG 46POS STRAIGHT W/SCKT |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| SY89535LHZ TR | 功能描述:IC SYNTHESIZR LVPECL/LVDS 64TQFP RoHS:是 類(lèi)別:集成電路 (IC) >> 時(shí)鐘/計(jì)時(shí) - 時(shí)鐘發(fā)生器，PLL，頻率合成器 系列:Precision Edge® 產(chǎn)品變化通告:Product Discontinuation 04/May/2011 標(biāo)準(zhǔn)包裝:96 系列:- 類(lèi)型:時(shí)鐘倍頻器，零延遲緩沖器 PLL:帶旁路 輸入:LVTTL 輸出:LVTTL 電路數(shù):1 比率 - 輸入:輸出:1:8 差分 - 輸入:輸出:無(wú)/無(wú) 頻率 - 最大:133.3MHz 除法器/乘法器:是/無(wú) 電源電壓:3 V ~ 3.6 V 工作溫度:0°C ~ 70°C 安裝類(lèi)型:表面貼裝 封裝/外殼:16-TSSOP（0.173"，4.40mm 寬） 供應(yīng)商設(shè)備封裝:16-TSSOP 包裝:管件 其它名稱(chēng):23S08-5HPGG |
| SY89535LHZTR | 制造商:MICREL 制造商全稱(chēng):Micrel Semiconductor 功能描述:3.3V, PRECISION, 33MHz to 500MHz PROGRAMMABLE LVPECL AND LVDS BUS CLOCK SYNTHESIZER |
| SY89536L | 制造商:MICREL 制造商全稱(chēng):Micrel Semiconductor 功能描述:3.3V, PRECISION, 33MHz to 500MHz PROGRAMMABLE LVPECL AND HSTL BUS CLOCK SYNTHESIZER |
| SY89536L_05 | 制造商:MICREL 制造商全稱(chēng):Micrel Semiconductor 功能描述:3.3V, PRECISION, 33MHz to 500MHz PROGRAMMABLE LVPECL AND HSTL BUS CLOCK SYNTHESIZER |
| SY89536L_08 | 制造商:MICREL 制造商全稱(chēng):Micrel Semiconductor 功能描述:3.3V, PRECISION, 33MHz to 500MHz PROGRAMMABLE LVPECL AND HSTL BUS CLOCK SYNTHESIZER |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。