- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄9082 > SY89538LHY TR (Micrel Inc)IC SYNTH/FANOUT BUFFER 64TQFP PDF資料下載
參數(shù)資料
| 型號： | SY89538LHY TR |
| 廠商： | Micrel Inc |
| 文件頁數(shù)： | 14/23頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC SYNTH/FANOUT BUFFER 64TQFP |
| 標準包裝： | 1,000 |
| 系列： | Precision Edge® |
| 類型： | 時鐘合成器/扇出緩沖器 |
| PLL： | 是 |
| 輸入： | CMOS，HSTL，LVDS，LVPECL，LVTTL，SSTL，晶體 |
| 輸出： | LVDS，LVPECL |
| 電路數(shù)： | 1 |
| 比率 - 輸入:輸出： | 3:7 |
| 差分 - 輸入:輸出： | 是/是 |
| 頻率 - 最大： | 756MHz |
| 除法器/乘法器： | 是/無 |
| 電源電壓： | 2.375 V ~ 3.6 V |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 64-TQFP 裸露焊盤 |
| 供應(yīng)商設(shè)備封裝： | 64-EP-TQFP |
| 包裝： | 帶卷 (TR) |
Micrel, Inc.
SY89538L
January 2008
M9999-010808-E
hbwhelp@micrel.com or (408) 955-1690
21
Output Bank and Frequency Control
There are five independently programmable output
frequency banks, four differential LVPECL output
banks and one differential LVDS output bank with
three output pairs. Each bank has frequency control
DSEL, SELx and Enx to generate different divider
ratios (see “LVPECL and LVDS Output Post-Divider
Frequency Select” Tables). It can be programmed for
pass-through, internal divided VCO clock divide-by-
/2, /8 or disable state. When disabled, the non-
inverted output goes to static LOW and the inverted
output goes to static HIGH.
Output Logic Characteristics
See “Output Termination Recommendations” for
proper termination. When LVPECL single-ended
output is desired, the unused complimentary output
should be terminated. Unused LVPECL output pairs
can be left floating. LVDS output pairs should be
terminated with 100 across the pair. In order to
minimize jitter and skew, unused LVDS output banks
and unused LVDS output pairs should be terminated
with 100 across each pair.
LVPECL Outputs:
Typical voltage swing is 800mV into 50.
Common mode voltage is VCCO–1.3V.
LVDS Outputs:
Typical voltage swing is 325mV into 100.
Common mode voltage is 1.2V.
Output Termination Recommendations
LVPECL
LVPECL has high input impedance, very low output
(open emitter) impedance, and small signal swing
which results in low EMI. LVPECL is ideal for driving
50-and-100-controlled
impedance
transmission
lines. There are several techniques for terminating the
LVPECL output: Single-ended termination, Parallel
Termination
Thevenin-Equivalent,
3-Resistor
Y-Termination, and AC-coupled termination.
Single-Ended LVPECL Termination
Unused output pairs may be left floating. Terminating
single-ended and unused outputs will enhance the
performance. Terminate LVPECL outputs by 50 to
VCC–2V. The unused input terminal must be biased to
VCC–1.3V using a resistor network. See Figure 11h for
more details.
DC-Coupled LVPECL Parallel Termination
Terminate LVPECL by an output impedance of 50 to
VCC–2V. Termination resistor values are a function of
VCC. For a 3.3V supply, the optimal parallel
combination is 130||82. See Figure 12a for details.
The LVPECL output can also be terminated with three
50 resistors as shown in Figure 12b. A 0.1F low
ESR decoupling capacitor from VCC to Y-Junction is
recommended in order to reduce noise in the signal.
AC-Coupled LVPECL Termination
While terminating an AC-coupled LVPECL signal, pull-
down resistor is used to create a DC current path to
GND to produce an output swing. For 3.3V supply,
100 provides the necessary pull-down. At the final
destination, proper termination to create a VCC–1.3V
termination bias is required 82||130. Please refer
to Figure 12c.
Figure 12a. LVPECL Parallel Thevenin-Equivalent
Figure 12b. LVPECL Parallel Termination
Figure 12c. LVPECL AC-Coupled Parallel
Thevenin-Equivalent
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| VE-25T-MY-F2 | CONVERTER MOD DC/DC 6.5V 50W |
| PI3B16248B | IC 24:48-BIT BUS SW 80BQSOP |
| X9421YS16IZT1 | IC XDCP SGL 64-TAP 2.5K 16-SOIC |
| X9421YS16IZ-2.7T1 | IC XDCP SGL 64-TAP 2.5K 16-SOIC |
| PI3B16245A | IC 16-BIT 2 PORT BUS SW 48TSSOP |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| SY89538LHZ | 功能描述:時鐘合成器/抖動清除器 3.3V LVPECL/LVDS Clock Synthesizer System (I Temp, Lead Free) RoHS:否 制造商:Skyworks Solutions, Inc. 輸出端數(shù)量: 輸出電平: 最大輸出頻率: 輸入電平: 最大輸入頻率:6.1 GHz 電源電壓-最大:3.3 V 電源電壓-最小:2.7 V 封裝 / 箱體:TSSOP-28 封裝:Reel |
| SY89538LHZ TR | 功能描述:時鐘合成器/抖動清除器 3.3V LVPECL/LVDS Clock Synthesizer System (I Temp, Lead Free) RoHS:否 制造商:Skyworks Solutions, Inc. 輸出端數(shù)量: 輸出電平: 最大輸出頻率: 輸入電平: 最大輸入頻率:6.1 GHz 電源電壓-最大:3.3 V 電源電壓-最小:2.7 V 封裝 / 箱體:TSSOP-28 封裝:Reel |
| SY89538LHZTR | 制造商:MICREL 制造商全稱:Micrel Semiconductor 功能描述:3.3V, Precision LVPECL and LVDS Programmable Multiple Output Bank Clock Synthesizer |
| SY89540U | 制造商:MICREL 制造商全稱:Micrel Semiconductor 功能描述:Precision Low Jitter 4x4 LVDS Crosspoint |
| SY89540U_10 | 制造商:MICREL 制造商全稱:Micrel Semiconductor 功能描述:Precision Low Jitter 4x4 LVDS Crosspoint |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。