參數(shù)資料
型號: T436416C-7SG
廠商: TM Technology, Inc.
英文描述: 4M x 16 SDRAM 1M x 16bit x 4Banks Synchronous DRAM
中文描述: 4米× 16 SDRAM的100萬x 16Bit的X 4Banks同步DRAM
文件頁數(shù): 8/28頁
文件大?。?/td> 651K
代理商: T436416C-7SG
TE
CH
tm
AC CHARACTERISTICS
(AC opterating conditions unless otherwise noted)
T436416C
TM Technology Inc. reserves the right
P.8
to change products or specifications without notice.
Publication Date: AUG. 2004
Revision: A
-6
-7
Parameter
Symbol
Min
6
Max
1K
Min
7
Max
1K
Unit Note
CAS Latency = 3
CLK cycle time
CAS Latency = 2
t
CC
8
10
ns
1
CAS Latency = 3
-
5.5
-
6
ns
CLK to valid
Output delay
CAS Latency = 2
t
SAC
-
6
-
6
ns
1
Output data hold time
t
OH
t
CH
t
CL
t
SS
t
SH
t
SLZ
2.5
2.5
ns
2
CLK high pulse width
2.5
2.5
ns
3
CLK low pulse width
2.5
2.5
ns
3
Input setup time
1.5
1.5
ns
3
Input hold time
1
1
ns
3
CLK to output in Low-Z
0
0
ns
2
CAS Latency = 3
-
5.5
-
6
ns
CLK to output in Hi-Z
CAS Latency = 2
t
SHZ
-
6
-
6
ns
Note:
1. Parameters depend on programmed CAS latency.
2. If clock rising time is longer than 1ns,(tr/2-0.5)ns should be added to the parameter.
3. Assumed input rise and fall time (tr & tf)=1ns.
If tr & tf is longer than 1ns,transient time compensation should be considered,
i.e.,[(tr+tf)/2-1]ns should be added to the parameter.
相關PDF資料
PDF描述
T436416D 4M x 16 SDRAM 1M x 16bit x 4Banks Synchronous DRAM
T436416D-5C 4M x 16 SDRAM 1M x 16bit x 4Banks Synchronous DRAM
T436416D-5CG 4M x 16 SDRAM 1M x 16bit x 4Banks Synchronous DRAM
T436416D-5S 4M x 16 SDRAM 1M x 16bit x 4Banks Synchronous DRAM
T436416D-5SG 4M x 16 SDRAM 1M x 16bit x 4Banks Synchronous DRAM
相關代理商/技術參數(shù)
參數(shù)描述
T436416D 制造商:TMT 制造商全稱:TMT 功能描述:4M x 16 SDRAM 1M x 16bit x 4Banks Synchronous DRAM
T436416D-5C 制造商:TMT 制造商全稱:TMT 功能描述:4M x 16 SDRAM 1M x 16bit x 4Banks Synchronous DRAM
T436416D-5CG 制造商:TMT 制造商全稱:TMT 功能描述:4M x 16 SDRAM 1M x 16bit x 4Banks Synchronous DRAM
T436416D-5S 制造商:TMT 制造商全稱:TMT 功能描述:4M x 16 SDRAM 1M x 16bit x 4Banks Synchronous DRAM
T436416D-5SG 制造商:TMT 制造商全稱:TMT 功能描述:4M x 16 SDRAM 1M x 16bit x 4Banks Synchronous DRAM