- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄361344 > T436416D-5SG (TM Technology, Inc.) 4M x 16 SDRAM 1M x 16bit x 4Banks Synchronous DRAM PDF資料下載
參數(shù)資料
| 型號(hào)： | T436416D-5SG |
| 廠商： | TM Technology, Inc. |
| 英文描述： | 4M x 16 SDRAM 1M x 16bit x 4Banks Synchronous DRAM |
| 中文描述： | 4米× 16 SDRAM的100萬(wàn)x 16Bit的X 4Banks同步DRAM |
| 文件頁(yè)數(shù)： | 18/73頁(yè) |
| 文件大小： | 734K |
| 代理商： | T436416D-5SG |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)當(dāng)前第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)
TE
CH
tm
Electrical Characteristics and Recommended A.C. Operating Conditions
(V
DD
= 3.3V
±
0.3V, T
A
= 0~70
°
C) (Note: 5, 6, 7, 8)
T436416D
TM Technology Inc. reserves the right
P. 18
to change products or specifications without notice.
Publication Date: FEB. 2007
Revision: A
-
5/6/7
Symbol
t
RC
A.C. Parameter
Min.
Max.
Unit
Note
Row cycle time
(same bank)
RAS# to CAS# delay
(same bank)
Precharge to refresh/row activate command (same
bank)
Row activate to row activate delay
(different banks)
Row activate to precharge time
(same bank)
Write recovery time
50/60/63
t
RCD
15/18/20
t
RP
15/18/20
ns
t
RRD
10/12/14
t
RAS
35/42/45
t
WR
2
t
CCD
t
CK2
t
CK3
CAS# to CAS# Delay time
1
CLK
CL* = 2
10/10/10
9
Clock cycle time
CL* = 3
5/6/7
t
CH
Clock high time
2/2.5/2.5
10
t
CL
Clock low time
2/2.5/2.5
10
t
AC2
CL* = 2
6/6/6
10
t
AC3
Access time from CLK
(positive edge)
CL* = 3
4.5/5/5.4
ns
t
OH
t
LZ
Data output hold time
2/2.5/2.7
9
Data output low impedance
1
t
HZ
Data output high impedance
4.5/5/5.4
8
t
IS
Data/Address/Control Input set-up time
1.5/1.5/1.5
10
t
IH
Data/Address/Control Input hold time
1
10
t
PDE
Power Down Exit set-up time
1.5/1.5/1.5
* CL is CAS# Latency.
Note:
1. Stress greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device.
2. All voltages are referenced to V
SS
.
3. These parameters depend on the cycle rate and these values are measured by the cycle rate under the minimum
value of t
CK
and t
RC
. Input signals are changed one time during t
CK
.
4. These parameters depend on the output loading. Specified values are obtained with the output open.
5. Power-up sequence is described in Note 11.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| T436416D-6C | 4M x 16 SDRAM 1M x 16bit x 4Banks Synchronous DRAM |
| T436416D-6CG | 4M x 16 SDRAM 1M x 16bit x 4Banks Synchronous DRAM |
| T436416D-6S | 4M x 16 SDRAM 1M x 16bit x 4Banks Synchronous DRAM |
| T436416D-6SG | 4M x 16 SDRAM 1M x 16bit x 4Banks Synchronous DRAM |
| T436416D-7C | 4M x 16 SDRAM 1M x 16bit x 4Banks Synchronous DRAM |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| T436416D-6C | 制造商:TMT 制造商全稱(chēng):TMT 功能描述:4M x 16 SDRAM 1M x 16bit x 4Banks Synchronous DRAM |
| T436416D-6CG | 制造商:TMT 制造商全稱(chēng):TMT 功能描述:4M x 16 SDRAM 1M x 16bit x 4Banks Synchronous DRAM |
| T436416D-6S | 制造商:TMT 制造商全稱(chēng):TMT 功能描述:4M x 16 SDRAM 1M x 16bit x 4Banks Synchronous DRAM |
| T436416D-6SG | 制造商:TMT 制造商全稱(chēng):TMT 功能描述:4M x 16 SDRAM 1M x 16bit x 4Banks Synchronous DRAM |
| T436416D-7C | 制造商:TMT 制造商全稱(chēng):TMT 功能描述:4M x 16 SDRAM 1M x 16bit x 4Banks Synchronous DRAM |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。