- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄383876 > T8533 (Lineage Power) Quad Programmable Line Card Signal Processor(四通道可編程線卡信號(hào)處理器) PDF資料下載
參數(shù)資料
| 型號(hào)： | T8533 |
| 廠商： | Lineage Power |
| 英文描述： | Quad Programmable Line Card Signal Processor(四通道可編程線卡信號(hào)處理器) |
| 中文描述： | 四線卡可編程信號(hào)處理器（四通道可編程線卡信號(hào)處理器） |
| 文件頁數(shù)： | 35/48頁 |
| 文件大?。?/td> | 1809K |
| 代理商： | T8533 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁當(dāng)前第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁
Preliminary Data Sheet
July 2000
Signal Processor
T8533/34 Quad Programmable Line Card
Lucent Technologies Inc.
35
Timing Characteristics
(continued)
Table 15. Timing Characteristics
(continued)
* PCM clock (BCLK) must be synchronous with both FS and MCLK, if used. If MCLK is used, then the rising edge of MCLK must coincide with
the rising edge of BCLK within 10 ns.
The t
SXBDLY
delay is from either DCLK or CS, whichever transition is later, for the first bit of the byte.
Table 16. Echo Canceller Characteristics
Symbol
t
IDHOLD
Parameter
Test Conditions
PCM clock frequency =
16.384 MHz
PCM clock frequency =
16.384 MHz
Serial clock frequency
= 4.096 MHz, PCM
clock frequency =
16.384 MHz
Serial clock frequency
= 4.096 MHz, PCM
clock frequency =
16.384 MHz
I
L
= 15 mA,
C
LOAD
= 100 pF
Serial clock frequency
= 4.096 MHz
Serial clock frequency
= 4.096 MHz
Serial clock frequency
= 4.096 MHz
Serial clock frequency
= 4.096 MHz
Serial clock frequency
= 4.096 MHz
Serial clock frequency
= 4.096 MHz
Min
4
Typ
—
Max
—
Unit
ns
PCM Bus Input Data Hold Time
t
IDSETUP
PCM Bus Input Data Setup
Time
Clock Edge Rise Time
7
—
—
ns
t
RISE
—
—
8
ns
t
FALL
Clock Edge Fall Time
—
—
8
ns
t
RISE
,
t
FALL
t
CSBHOLD
Line Driver Rise/Fall Time (DO
and DX outputs)
Chip Select Hold Time, Byte-by-
Byte Mode
Serial Bus Output Data Delay,
Byte-by-Byte Mode
Chip Select Setup Time, Byte-
by-Byte Mode
Serial Bus Data Hold Time,
Byte-by-Byte Mode
Serial Bus Data Setup Time,
Byte-by-Byte Mode
Chip Select Hold Time, Byte-by-
Byte Mode
—
—
30
ns
4
—
—
ns
t
SXBDLY
—
—
9
ns
t
CSBSETUP
7
—
—
ns
t
SDBHOLD
4
—
—
ns
t
SDBSETUP
7
—
—
ns
t
CSBHOLD
4
—
t
DCLK
t
CSBSETUP
ns
Parameter
Echo Return Loss
Convergence Time
Symbol
—
—
Test Conditions
—
—
Min
—
—
Typ
45
100+
Max
—
—
Unit
dB
dB/s
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| T8535A | Quad Programmable Codec Chip Set(四通道可編程編解碼器芯片組) |
| T8536A | Quad Programmable Codec Chip Set(四通道可編程編解碼器芯片組) |
| T8536 | Quad Programmable Codec(四通道可編程編解碼器) |
| T8535 | Quad Programmable Codec(四通道可編程編解碼器) |
| T8538A | Quad Programmable Codec(四通道可編程編解碼器) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| T85331G | 制造商:BITECH 制造商全稱:Bi technologies 功能描述:Thick Film Super Low Profile SIP Resistor Networks |
| T85331J | 制造商:BITECH 制造商全稱:Bi technologies 功能描述:Thick Film Super Low Profile SIP Resistor Networks |
| T8534 | 制造商:AGERE 制造商全稱:AGERE 功能描述:T8533/34 Quad Programmable Line Card Signal Processor |
| T8535B | 制造商:AGERE 制造商全稱:AGERE 功能描述:T8535B/T8536B Quad Programmable Codec |
| T8536B | 制造商:AGERE 制造商全稱:AGERE 功能描述:T8535B/T8536B Quad Programmable Codec |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。