參數(shù)資料
型號: T89C51CC01CA-SLSIM
廠商: Atmel
文件頁數(shù): 47/123頁
文件大小: 0K
描述: IC 8051 MCU FLASH 32K 44PLCC
標(biāo)準(zhǔn)包裝: 27
系列: AT89C CAN
核心處理器: 8051
芯體尺寸: 8-位
速度: 40MHz
連通性: CAN,UART/USART
外圍設(shè)備: POR,PWM,WDT
輸入/輸出數(shù): 32
程序存儲器容量: 32KB(32K x 8)
程序存儲器類型: 閃存
EEPROM 大小: 2K x 8
RAM 容量: 1.25K x 8
電壓 - 電源 (Vcc/Vdd): 3 V ~ 5.5 V
數(shù)據(jù)轉(zhuǎn)換器: A/D 8x10b
振蕩器型: 外部
工作溫度: -40°C ~ 85°C
封裝/外殼: 44-LCC(J 形引線)
包裝: 管件
配用: AT89STK-06-ND - KIT DEMOBOARD 8051 MCU W/CAN
其它名稱: T89C51CC01CASLSIM
dsPIC33F
DS70165E-page 138
Preliminary
2007 Microchip Technology Inc.
7.2.5
CONTINUOUS OR ONE-SHOT
OPERATION
Each DMA channel can be configured for One-Shot or
Continuous mode operation.
If MODE<0> (DMAxCON<0>) is clear, the channel
operates in Continuous mode.
When all data has been moved (i.e., buffer end has
been detected), the channel is automatically reconfig-
ured for subsequent use. During the last data transfer,
the next Effective Address generated will be the origi-
nal start address (from the selected DMAxSTA or
DMAxSTB register). If the HALF bit (DMAxCON<12>)
is clear, the transfer complete interrupt flag (DMAxIF)
is set. If the HALF bit is set, DMAxIF will not be set at
this time and the channel will remain enabled.
If MODE<0> is set, the channel operates in One-Shot
mode. When all data has been moved (i.e., buffer end
has been detected), the channel is automatically dis-
abled. During the last data transfer, no new Effective
Address is generated and the DMA RAM Address
register retains the last DMA RAM address that was
accessed. If the HALF bit is clear, the DMAxIF bit is
set. If the HALF bit is set, the DMAxIF will not be set at
this time and the channel is automatically disabled.
7.2.6
PING-PONG MODE
When the MODE<1> bit (DMAxCON<1>) is set by the
user, Ping-Pong mode is enabled.
In this mode, successive block transfers alternately
select DMAxSTA and DMAxSTB as the DMA RAM
start address. In this way, a single DMA channel can
be used to support two buffers of the same length in
DMA RAM. Using this technique maximizes data
throughput by allowing the CPU time to process one
buffer while the other is being loaded.
7.2.7
MANUAL TRANSFER MODE
A manual DMA request can be created by setting the
FORCE bit (DMAxREQ<15>) in software. If already
enabled, the corresponding DMA channel executes a
single data element transfer rather than a block transfer
The FORCE bit is cleared by hardware when the
forced DMA transfer is complete and cannot be
cleared by the user. Any attempt to set this bit prior to
completion of a DMA request that is underway will
have no effect.
The manual DMA transfer function is a one-time event.
The DMA channel always reverts to normal operation
(i.e., based on hardware DMA requests) after a forced
(manual) transfer.
This mode provides the user a straightforward method
of initiating a block transfer. For example, using
Manual mode to transfer the first data element into a
serial peripheral allows subsequent data within the
buffer to be moved automatically by the DMAC using a
‘transmit buffer empty’ DMA request.
7.2.8
DMA REQUEST SOURCE
SELECTION
Each DMA channel can select between one of 128
interrupt sources to be a DMA request for that chan-
nel, based on the contents of the IRQSEL<6:0> bits
(DMAxREQ<6:0>). The available interrupt sources are
device dependent. Please refer to Table 7-1 for IRQ
numbers associated with each of the interrupt sources
that can generate a DMA transfer.
7.3
DMA Interrupts and Traps
Each DMA channel can generate an independent
‘block transfer complete’ (HALF = 0) or ‘half block
transfer complete’ (HALF = 1) interrupt. Every DMA
channel has its own interrupt vector and therefore,
does not use the interrupt vector of the peripheral to
which it is assigned. If a peripheral contains multi-word
buffers, the buffering function must be disabled in the
peripheral in order to use DMA. DMA interrupt
requests are only generated by data transfers and not
by peripheral error conditions.
The DMA controller can also react to peripheral and
DMA RAM write collision error conditions through a
nonmaskable CPU trap event. A DMA error trap is
generated in either of the following Fault conditions:
DMA RAM data write collision between the CPU
and a peripheral
- This condition occurs when the CPU and a
peripheral attempt to write to the same DMA
RAM address simultaneously
Peripheral SFR data write collision between the
CPU and the DMA controller
- This condition occurs when the CPU and the
DMA controller attempt to write to the same
peripheral SFR simultaneously
The channel DMA RAM and peripheral write collision
Faults are combined into a single DMAC error trap
(Level 10) and are nonmaskable. Each channel has
DMA RAM Write Collision (XWCOLx) and Peripheral
Write Collision (PWCOLx) status bits in the DMAC
Status register (DMACS) to allow the DMAC error trap
handler to determine the source of the Fault condition.
相關(guān)PDF資料
PDF描述
T89C51CC01CA-RLTIM IC 8051 MCU FLASH 32K 44VQFP
AT91M55800A-33CI IC ARM MCU 33MHZ 176-BGA
10FMN-BMTR-A-TB CONN FMN HSNG 10POS SGL REV SMD
08FMN-BMTR-A-TB CONN FMN HOUSNG 8POS SGL REV SMD
06FMN-BMTR-A-TB CONN FMN HOUSNG 6POS SGL REV SMD
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
T89C51CC01UA 制造商:ATMEL 制造商全稱:ATMEL Corporation 功能描述:80C51 MCUs
T89C51CC01UA-7CTIM 功能描述:IC 8051 MCU FLASH 32K 64BGA RoHS:否 類別:集成電路 (IC) >> 嵌入式 - 微控制器, 系列:AT89C CAN 標(biāo)準(zhǔn)包裝:9 系列:87C 核心處理器:8051 芯體尺寸:8-位 速度:40/20MHz 連通性:UART/USART 外圍設(shè)備:POR,WDT 輸入/輸出數(shù):32 程序存儲器容量:32KB(32K x 8) 程序存儲器類型:OTP EEPROM 大小:- RAM 容量:256 x 8 電壓 - 電源 (Vcc/Vdd):4.5 V ~ 5.5 V 數(shù)據(jù)轉(zhuǎn)換器:- 振蕩器型:內(nèi)部 工作溫度:0°C ~ 70°C 封裝/外殼:40-DIP(0.600",15.24mm) 包裝:管件
T89C51CC01UA-RLTIM 功能描述:IC 8051 MCU FLASH 32K 44VQFP RoHS:否 類別:集成電路 (IC) >> 嵌入式 - 微控制器, 系列:AT89C CAN 標(biāo)準(zhǔn)包裝:9 系列:87C 核心處理器:8051 芯體尺寸:8-位 速度:40/20MHz 連通性:UART/USART 外圍設(shè)備:POR,WDT 輸入/輸出數(shù):32 程序存儲器容量:32KB(32K x 8) 程序存儲器類型:OTP EEPROM 大小:- RAM 容量:256 x 8 電壓 - 電源 (Vcc/Vdd):4.5 V ~ 5.5 V 數(shù)據(jù)轉(zhuǎn)換器:- 振蕩器型:內(nèi)部 工作溫度:0°C ~ 70°C 封裝/外殼:40-DIP(0.600",15.24mm) 包裝:管件
T89C51CC01UA-SLSIM 功能描述:IC 8051 MCU FLASH 32K 44PLCC RoHS:否 類別:集成電路 (IC) >> 嵌入式 - 微控制器, 系列:AT89C CAN 標(biāo)準(zhǔn)包裝:9 系列:87C 核心處理器:8051 芯體尺寸:8-位 速度:40/20MHz 連通性:UART/USART 外圍設(shè)備:POR,WDT 輸入/輸出數(shù):32 程序存儲器容量:32KB(32K x 8) 程序存儲器類型:OTP EEPROM 大小:- RAM 容量:256 x 8 電壓 - 電源 (Vcc/Vdd):4.5 V ~ 5.5 V 數(shù)據(jù)轉(zhuǎn)換器:- 振蕩器型:內(nèi)部 工作溫度:0°C ~ 70°C 封裝/外殼:40-DIP(0.600",15.24mm) 包裝:管件
T89C51CC02 制造商:ATMEL 制造商全稱:ATMEL Corporation 功能描述:Enhanced 8-bit Microcontroller with CAN Controller and Flash