• <big id="nrsaa"><strike id="nrsaa"><rt id="nrsaa"></rt></strike></big>
  • 參數(shù)資料
    型號: T89C51RD2-3CFC-M
    廠商: Atmel Corp.
    英文描述: 0 to 40MHz Flash Programmable 8-bit Microcontroller
    中文描述: 0至40MHz可編程閃存8位微控制器
    文件頁數(shù): 111/170頁
    文件大?。?/td> 1927K
    代理商: T89C51RD2-3CFC-M
    111
    A/T89C51CC01
    4129L–CAN–08/05
    Table 75.
    CANSTCH Register
    CANSTCH (S:B2h)
    CAN Message Object Status Register
    Note:
    See Figure 46.
    No default value after reset.
    7
    6
    5
    4
    3
    2
    1
    0
    DLCW
    TXOK
    RXOK
    BERR
    SERR
    CERR
    FERR
    AERR
    Bit
    Number
    Bit Mnemonic Description
    7
    DLCW
    Data Length Code Warning
    The incoming message does not have the DLC expected. Whatever the frame
    type, the DLC field of the CANCONCH register is updated by the received
    DLC.
    6
    TXOK
    Transmit OK
    The communication enabled by transmission is completed.
    When the controller is ready to send a frame, if two or more message objects
    are enabled as producers, the lower index message object (0 to 13) is
    supplied first.
    This flag can generate an interrupt and it must be cleared by software.
    5
    RXOK
    Receive OK
    The communication enabled by reception is completed.
    In the case of two or more message object reception hits, the lower index
    message object (0 to 13) is updated first.
    This flag can generate an interrupt and it must be cleared by software.
    4
    BERR
    Bit Error (Only in Transmission)
    The bit value monitored is different from the bit value sent.
    Exceptions:
    the monitored recessive bit sent as a dominant bit during the arbitration field
    and the acknowledge slot detecting a dominant bit during the sending of an
    error frame.
    This flag can generate an interrupt and it must be cleared by software.
    3
    SERR
    Stuff Error
    Detection of more than five consecutive bits with the same polarity.
    This flag can generate an interrupt and it must be cleared by software.
    2
    CERR
    CRC Error
    The receiver performs a CRC check on each destuffed received message
    from the start of frame up to the data field.
    If this checking does not match with the destuffed CRC field, a CRC error is
    set.
    This flag can generate an interrupt and it must be cleared by software.
    1
    FERR
    Form Error
    The form error results from one or more violations of the fixed form in the
    following bit fields:
    CRC delimiter
    acknowledgment delimiter
    end_of_frame
    This flag can generate an interrupt.
    0
    AERR
    Acknowledgment Error
    No detection of the dominant bit in the acknowledge slot.
    This flag can generate an interrupt and it must be cleared by software.
    相關(guān)PDF資料
    PDF描述
    T89C51RD2-3CFI-L 0 to 40MHz Flash Programmable 8-bit Microcontroller
    T89C51RD2-3CFI-M 0 to 40MHz Flash Programmable 8-bit Microcontroller
    T89C51RD2-3CWC-L 0 to 40MHz Flash Programmable 8-bit Microcontroller
    T89C51RD2-3CWC-M 0 to 40MHz Flash Programmable 8-bit Microcontroller
    T89C51RC2-3CWCL 8-bit Microcontroller with 16 Kbytes/ 32 Kbytes FLASH
    相關(guān)代理商/技術(shù)參數(shù)
    參數(shù)描述
    T89C51RD2-3CFI-L 制造商:ATMEL 制造商全稱:ATMEL Corporation 功能描述:0 to 40MHz Flash Programmable 8-bit Microcontroller
    T89C51RD2-3CFI-M 制造商:ATMEL 制造商全稱:ATMEL Corporation 功能描述:0 to 40MHz Flash Programmable 8-bit Microcontroller
    T89C51RD2-3CRC-L 制造商:ATMEL 制造商全稱:ATMEL Corporation 功能描述:0 to 40MHz Flash Programmable 8-bit Microcontroller
    T89C51RD2-3CRC-M 制造商:ATMEL 制造商全稱:ATMEL Corporation 功能描述:0 to 40MHz Flash Programmable 8-bit Microcontroller
    T89C51RD2-3CRI-L 制造商:ATMEL 制造商全稱:ATMEL Corporation 功能描述:0 to 40MHz Flash Programmable 8-bit Microcontroller