- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄373539 > T89C51RD2-SMUCM (TEMIC SEMICONDUCTORS) 0 to 40 MHz Flash Programmable 8-bit Microcontroller PDF資料下載
參數(shù)資料
| 型號(hào)： | T89C51RD2-SMUCM |
| 廠商： | TEMIC SEMICONDUCTORS |
| 元件分類(lèi)： | 微控制器/微處理器 |
| 英文描述： | 0 to 40 MHz Flash Programmable 8-bit Microcontroller |
| 中文描述： | 8-BIT, FLASH, 40 MHz, MICROCONTROLLER, PQCC68 |
| 封裝： | PLASTIC, LCC-68 |
| 文件頁(yè)數(shù)： | 33/104頁(yè) |
| 文件大小： | 798K |
| 代理商： | T89C51RD2-SMUCM |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)當(dāng)前第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)
33
T89C51RD2
4243G
–
8051
–
05/03
Serial I/O Port
The serial I/O port in the T89C51RD2 is compatible with the serial I/O port in the 80C52.
It provides both synchronous and asynchronous communication modes. It operates as
an Universal Asynchronous Receiver and Transmitter (UART) in three full-duplex
modes (Modes 1, 2 and 3). Asynchronous transmission and reception can occur simul-
taneously and at different baud rates
Serial I/O port includes the following enhancements:
Framing error detection
Automatic address recognition
Framing Error Detection
Framing bit error detection is provided for the three asynchronous modes (modes 1, 2
and 3). To enable the framing bit error detection feature, set SMOD0 bit in PCON regis-
ter (See Figure 13).
Figure 13.
Framing Error Block Diagram
When this feature is enabled, the receiver checks each incoming data frame for a valid
stop bit. An invalid stop bit may result from noise on the serial lines or from simultaneous
transmission by two CPUs. If a valid stop bit is not found, the Framing Error bit (FE) in
SCON register (See Table 20.) bit is set.
Software may examine FE bit after each reception to check for data errors. Once set,
only software or a reset can clear FE bit. Subsequently received frames with valid stop
bits cannot clear FE bit. When FE feature is enabled, RI rises on stop bit instead of the
last data bit (See Figure 14. and Figure 15.).
Figure 14.
UART Timings in Mode 1
RI
TI
RB8
TB8
REN
SM2
SM1
SM0/FE
IDL
PD
GF0
GF1
POF
-
SMOD0
SMOD1
To UART framing error control
SM0 to UART mode control (SMOD0 = 0)
Set FE bit if stop bit is 0 (framing error) (SMOD0 = 1)
SCON (98h)
PCON (87h)
Data byte
RI
SMOD0=X
Stop
bit
Start
bit
RXD
D7
D6
D5
D4
D3
D2
D1
D0
FE
SMOD0=1
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| T89C51RD2-SMUIM | 0 to 40 MHz Flash Programmable 8-bit Microcontroller |
| T8 | 8A TRIACS |
| T810-600R | 8A TRIACS |
| T810-600R-TR | 8A TRIACS |
| T810-800R | 8A TRIACS |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| T89C51RD2-SMUC-M | 制造商:ATMEL 制造商全稱(chēng):ATMEL Corporation 功能描述:0 to 40MHz Flash Programmable 8-bit Microcontroller |
| T89C51RD2-SMUI-L | 制造商:ATMEL 制造商全稱(chēng):ATMEL Corporation 功能描述:0 to 40MHz Flash Programmable 8-bit Microcontroller |
| T89C51RD2-SMUIM | 制造商:ATMEL 制造商全稱(chēng):ATMEL Corporation 功能描述:0 to 40 MHz Flash Programmable 8-bit Microcontroller |
| T89C51RD2-SMUI-M | 制造商:ATMEL 制造商全稱(chēng):ATMEL Corporation 功能描述:0 to 40MHz Flash Programmable 8-bit Microcontroller |
| T89C51RD2-SMVC-L | 制造商:ATMEL 制造商全稱(chēng):ATMEL Corporation 功能描述:0 to 40MHz Flash Programmable 8-bit Microcontroller |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。