- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄98158 > TAS3002 (TEXAS INSTRUMENTS INC) SPECIALTY CONSUMER CIRCUIT, PQFP48 PDF資料下載
參數(shù)資料
| 型號： | TAS3002 |
| 廠商： | TEXAS INSTRUMENTS INC |
| 元件分類： | 消費(fèi)家電 |
| 英文描述： | SPECIALTY CONSUMER CIRCUIT, PQFP48 |
| 封裝： | QFP-48 |
| 文件頁數(shù)： | 54/54頁 |
| 文件大小： | 266K |
| 代理商： | TAS3002 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁當(dāng)前第54頁
21
2 Audio Data Formats
2.1
Serial Interface Formats
The TAS3002 device works in master or slave mode.
In the master mode, terminal 21 (IFM/S) is tied high. This activates the master clock (MCLK) circuitry. A crystal can
be connected across terminals 13 (XTALI/MCLK) and 14 (XTALO), or an external, TTL-compatible MCLK can be
connected to XTALI/MCLK. In that case, MCLK is outputs on terminal 12 (MCLKO), with terminals 19 (LRCLK/O) and
20 (SCLK/O) becoming outputs to drive slave devices.
In the slave mode, IFM/S is tied low. LRCLK/O and SCLK/O are inputs and the interface operates as a slave device
requiring externally supplied MCLK, LRCLK (left/right clock), and SCLK (shift clock) inputs. There are two options
for selecting the clock rates. If the 512fS MCLK rate is selected, terminal 11 (CLKSEL) is tied high and an MCLK rate
of 512fS must be supplied. If the 256fS MCLK is selected, CLKSEL is tied low and an MCLK of 256fS must be supplied.
In both cases, an LRCLK of 64 SCLK must be supplied.
MCLK and SCLK must be synchronous and their edges must be at least 3 ns apart.
If the LRCLK phase changes by more than 10 cycles of MCLK, the codec automatically resets.
The TAS3002 device is compatible with 13 different serial interfaces. Available interface options are I2S, right justified,
and left justified. Table 21 indicates how the 13 options are selected using the I2C bus and the main control register
(MCR, I2C address 01h). All serial interface options at either 16, 18, 20, or 24 bits operate with SCLK at 64 fS.
Additionally, the 16-bit mode operates at 32 fS.
Table 21. Serial Interface Options
MODE
MCR BIT (6)
MCR BIT (54)
MCR BIT (10)
SERIAL INTERFACE
SDIN1, SDIN2, SDOUT1, SDOUT2, AND SDOUT0
0
00
16-bit, 32 fS
1
00
16-bit, left justified, 64 fS
2
1
01
00
16-bit, right justified, 64 fS
3
1
10
00
16-bit, I2S, 64 fS
4
1
00
01
18-bit, left justified, 64 fS
5
1
01
18-bit, right justified, 64 fS
6
1
10
01
18-bit, I2S, 64 fS
7
1
00
10
20-bit, left justified, 64 fS
8
1
01
10
20-bit, right justified, 64 fS
9
1
10
20-bit, I2S, 64 fS
10
1
00
11
24-bit, left justified, 64 fS
11
1
01
11
24-bit, right justified, 64 fS
12
1
10
11
24-bit, I2S, 64 fS
Figure 21 through Figure 23 illustrate the relationship between the SCLK, LRCLK, and the serial data I/O for the
different interface protocols.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| TAS3004PFB | SPECIALTY CONSUMER CIRCUIT, PQFP48 |
| TAS3004PFBR | SPECIALTY CONSUMER CIRCUIT, PQFP48 |
| TAS3004PFBG4 | SPECIALTY CONSUMER CIRCUIT, PQFP48 |
| TAS3004PFBRG4 | SPECIALTY CONSUMER CIRCUIT, PQFP48 |
| TAS3103DBT | SPECIALTY CONSUMER CIRCUIT, PDSO38 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| TAS3002PFB | 功能描述:音頻 DSP Digital Audio Processor w/ Codec RoHS:否 制造商:Texas Instruments 工作電源電壓: 電源電流: 工作溫度范圍: 安裝風(fēng)格: 封裝 / 箱體: 封裝:Tube |
| TAS3002PFBG4 | 功能描述:音頻 DSP Digital Audio Processor w/ Codec RoHS:否 制造商:Texas Instruments 工作電源電壓: 電源電流: 工作溫度范圍: 安裝風(fēng)格: 封裝 / 箱體: 封裝:Tube |
| TAS3002PFBR | 功能描述:音頻 DSP Digital Audio Processor w/ Codec RoHS:否 制造商:Texas Instruments 工作電源電壓: 電源電流: 工作溫度范圍: 安裝風(fēng)格: 封裝 / 箱體: 封裝:Tube |
| TAS3002PFBRG4 | 功能描述:音頻 DSP Digital Audio Processor w/ Codec RoHS:否 制造商:Texas Instruments 工作電源電壓: 電源電流: 工作溫度范圍: 安裝風(fēng)格: 封裝 / 箱體: 封裝:Tube |
| TAS3004 | 制造商:TI 制造商全稱:Texas Instruments 功能描述:Digital Audio Processor With Codec |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。