
www.ti.com
SLES208B – JUNE 2009 – REVISED MARCH 2011
9.3
I
2C Memory Load Control and Memory Load Data Registers (0x04 and 0x05)
data directly from the system I2C controller. This mode is called the I2C slave mode (from the TAS3202
point of view). See the TAS3xxx Firmware Programmer's Guide for more details.
The I2C slave memory load port permits the system controller to load the TAS3202 memories as an
alternative to having the TAS3202 load its memory from EEPROM.
Micro program memory
Micro extended memory
DAP program memory
DAP coefficient memory
DAP data memory
The transfer is performed by writing to two I2C registers. The first register is an 8-byte register that holds
the checksum, the memory to be written, the starting address, the number of data bytes to be transferred.
The second location holds 8 bytes of data. The memory load operation starts with the first register being
set. Then the data is written into the second register using the format shown. After the last data byte is
written into the second register, an additional two bytes are written that contain the 2-byte checksum. At
that point, the transfer is complete and status of the operation is reported in the status register. The end
checksum is always contained in the last two bytes of the data block.
Table 9-4. TAS3202 Memory Load Control Register (0x04)
BYTE
DATA BLOCK FORMAT
SIZE
NOTES
Checksum of bytes 2 through N + 8. If this is a termination header,
1–2
Checksum code
2 bytes
this value is 00 00.
0: Microprocessor program memory
1: Microprocessor external data memory
2: Audio DSP core program memory
3: Audio DSP core coefficient memory
3-4
Memory to be loaded
2 bytes
4: Audio DSP core data memory
5: Audio DSP core upper data memory
6: Audio DSP core upper coefficient memory
7–15: Reserved for future expansion
5
Unused
1 byte
Reserved for future expansion
6–7
Starting TAS3202 memory address
2 bytes
If this is a termination header, this value is 0000.
7–8
Number of data bytes to be transferred
2 bytes
If this is a termination header, this value is 0000.
Table 9-5. TAS3202 Memory Load Data Register (0x05)
BYTE
8-BIT DATA
28-BIT DATA
48-BIT DATA
54-BIT DATA
1
Datum 1 D7–D0
0000 D27–D24
0000 0000
2
Datum 2 D7–D0
D7–D0
0000 0000
00 D53–D48
3
Datum 3 D7–D0
D15–D8
D47–D40
4
Datum 4 D7–D0
D7–D0
D39–D32
5
Datum 5 D7–D0
0000 D27–D24
D31–D24
6
Datum 6 D7–D0
D23–D16
7
Datum 7 D7–D0
D15–D8
8
Datum 8 D7–D0
D7–D0
Copyright 2009–2011, Texas Instruments Incorporated
49
I2C Register Map