![](http://datasheet.mmic.net.cn/130000/TAS5716PAPR_datasheet_5016369/TAS5716PAPR_47.png)
SYSTEM CONTROL REGISTER 2 (0x05)
www.ti.com............................................................................................................................................................................................... SLOS569 – JANUARY 2009
Bit D6 is a control bit and bit D5 is a configuration bit.
When bit D6 is set low, the system starts playing; otherwise, the outputs are shut down.
Bit D5 defines the configuration of the system, that is, it determines what configuration the system runs in when
bit D6 is set low. When this bit is asserted, all channels are switching. Otherwise, only a subset of the PWM
channels can run. The channels to shut down are defined in the shutdown group register (0x19). Bit D5 should
only be changed when bit D6 is set, meaning that it is only possible to switch configurations by resetting the DAP
and then restarting it again in the new configuration.
Bit D3 defines which volume register is used to control the volume of the HP_PWMx outputs when in headphone
mode. When set to 0, the HP volume register (0x0C) controls the volume of the headphone outputs when in
headphone mode. When bit D3 is set to 1, the channel volume registers (0x08–0x0B, 0x0D) are used for all
modes (line out, headphone, speaker).
Bits D2–D1 define the output modes. The default is speaker mode with the headphone mode selectable via the
external HPSEL terminal. The device can also be forced into headphone mode by asserting bit D1 (all other
PWM channels are muted). Asserting bit D2 puts the device into a pseudo-line-out mode where the HP_PWMx
and all other PWM channels are active. Bit D3 must also be asserted in this mode, and the HP_PWMx volume is
controlled with the main speaker output volume controls via registers 0x08–0x0B and 0x0D..
Table 9. System Control Register 2 (0x05)
D7
D6
D5
D4
D3
D2
D1
D0
FUNCTION
0
–
Reserved(1)
–
1
0
–
All channels are shut down (hard mute). VALID1 = 0.
–
1
–
All channels are shut down (hard mute). VALID1 = 0(2)
When D6 is deasserted, all channels not belonging to shutdown group (SDG) are started.
–
0
–
SDG register is 0x19.
–
0
1
–
When D6 is deasserted, all channels are started. VALID1 = 1. No channels in SDG1.
–
0
–
Reserved(2)
Use HP volume register (0x0C) for adjusting headphone volume when in
–
0
–
headphone mode.(2)
–
1
–
Use channel volume registers (0x08–0x0B, 0x0D) for all modes.
–
0
–
Speaker mode. Hardware pin, HPSEL = 1, forces device into headphone mode.(2)
–
0
1
–
HP mode. This setting is logically ORed with external HPSEL pin.
Line out mode. Hardware pin, HPSEL, is ignored for this setting. HP_PWMx pins are
–
1
0
–
active.
–
1
–
Reserved
–
0
Reserved(2)
(1)
Default values are in bold.
(2)
Default values are in bold.
Copyright 2009, Texas Instruments Incorporated
47