- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄2118 > TC1027CEOR (Microchip Technology)IC COMPARATOR 1.8V QUAD 16SOIC PDF資料下載
參數(shù)資料
| 型號(hào)： | TC1027CEOR |
| 廠商： | Microchip Technology |
| 文件頁(yè)數(shù)： | 7/18頁(yè) |
| 文件大?。?/td> | 0K |
| 描述： | IC COMPARATOR 1.8V QUAD 16SOIC |
| 標(biāo)準(zhǔn)包裝： | 50 |
| 類型： | 帶電壓基準(zhǔn) |
| 元件數(shù)： | 4 |
| 輸出類型： | 滿擺幅 |
| 電壓 - 電源，單路/雙路(±)： | 1.8 V ~ 5.5 V |
| 電壓 - 輸入偏移（最小值）： | 5mV @ 3V |
| 電流 - 輸入偏壓（最小值）： | 100pA @ 5.5V |
| 電流 - 輸出（標(biāo)準(zhǔn)）： | 2mA @ 5.5V |
| 電流 - 靜態(tài)（最大值）： | 26µA |
| CMRR, PSRR（標(biāo)準(zhǔn)）： | 66dB CMRR，60dB PSRR |
| 工作溫度： | -40°C ~ 85°C |
| 封裝/外殼： | 16-SOIC（0.154"，3.90mm 寬） |
| 安裝類型： | 表面貼裝 |
| 包裝： | 管件 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)當(dāng)前第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)
DS245F4
15
CS8420
The AESBP switch allows a TTL level, bi-phase mark-encoded data stream connected to RXP to be routed to the
TXP and TXN pin drivers. The TXOFF switch causes the TXP and TXN outputs to be driven to ground
In modes including the SRC function, there are two audio-data-related clock domains. One domain includes the in-
put side of SRC, plus the attached data source. The second domain includes the output side of the SRC, plus any
attached output ports.
There are two possible clock sources. The first known as the recovered clock, is the output of a PLL, and is con-
nected to the RCMK pin. The input to the PLL can be either the incoming AES3 data stream or the ILRCK word rate
clock from the serial audio input port. The second clock is input via the OMCK pin, and would normally be a crystal-
derived stable clock. The Clock Source Control Register bits determine which clock is connected to which domain.
By studying the following drawings, and appropriately setting the Data Flow Control and Clock Source Control reg-
ister bits, the CS8420 can be configured to fit a variety of application requirements.
The following drawings illustrate the possible valid data flows. The audio data flow is indicated by the thin lines; the
clock routing is indicated by the bold lines. The register settings for the Data Flow Control register and the Clock
Source Register are also shown for each data flow. Some of the register settings may appear to be not relevant to
the particular data flow in question, but have been assigned a particular state. This is done to minimize power con-
sumption. The AESBP data path from the RXP pin to the AES3 output drivers, and the TXOFF control, have been
omitted for clarity, but are present and functional in all modes where the AES3 transmitter is in use.
Figures 8 and 9 show audio data entering via the serial audio input port, then passing through the sample rate con-
verter, and then output both to the serial audio output port and to the AES3 transmitter. Figure 8 shows the PLL
recovering the input clock from ILRCK word clock. Figure 9 shows using a direct 256*Fsi clock input via the RMCK
pin, instead of the PLL.
Figure 10 shows audio data entering via the AES3 Receiver. The PLL locks onto the pre-ambles in the incoming
audio stream, and generates a 256*Fsi clock. The rate-converted data is then output via the serial audio output port
and via the AES3 transmitter.
Figure 11 shows the same data flow as Figure 8. The input clock is derived from an incoming AES3 data stream.
The incoming data must be synchronous to the AES3 data stream.
Figure 12 shows the same data flow as Figure 8. The input data must be synchronous to OMCK. The output data
is clocked by the recovered PLL clock from an AES3 input stream. This may be used to implement a “house sync”
architecture.
Figure 8 shows audio data entering via the AES3 receiver, passing through the sample rate converter, and then ex-
iting via the serial audio output port. Synchronous audio data may then be input via the serial audio input port and
output via the AES3 transmitter.
Figure 14 is the same as Figure 13, but without the sample rate converter. The whole data path is clocked via the
PLL generated recovered clock.
Figure 15 illustrates a standard AES3 receiver function, with no rate conversion.
Figure 16 shows a standard AES3 transmitter function, with no rate conversion.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| TC3400VOA | IC ADC 16BIT 1.8V LOW PWR 8-SOIC |
| TC3401VPE | IC ADC 16BIT 1.8V DUAL LP 16DIP |
| TC3402VQRTR | IC ADC 16BIT 1.8V QUAD LP 16QSOP |
| TC7109CLW713 | IC ADC 12BIT HANDSHAKE 44PLCC |
| TC850ILW713 | IC ADC 15BIT FAST 44PLCC |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| TC1027CEORTR | 功能描述:校驗(yàn)器 IC Quad Low-Pwr & VR RoHS:否 制造商:STMicroelectronics 產(chǎn)品: 比較器類型: 通道數(shù)量: 輸出類型:Push-Pull 電源電壓-最大:5.5 V 電源電壓-最小:1.1 V 補(bǔ)償電壓（最大值）:6 mV 電源電流（最大值）:1350 nA 響應(yīng)時(shí)間: 最大工作溫度:+ 125 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:SC-70-5 封裝:Reel |
| TC1027CEPE | 功能描述:校驗(yàn)器 IC Quad Low-Pwr & VR RoHS:否 制造商:STMicroelectronics 產(chǎn)品: 比較器類型: 通道數(shù)量: 輸出類型:Push-Pull 電源電壓-最大:5.5 V 電源電壓-最小:1.1 V 補(bǔ)償電壓（最大值）:6 mV 電源電流（最大值）:1350 nA 響應(yīng)時(shí)間: 最大工作溫度:+ 125 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:SC-70-5 封裝:Reel |
| TC1027CEPR | 制造商:MICROCHIP 制造商全稱:Microchip Technology 功能描述:Linear Building Block - Quad Low Power Comparator and Voltage Reference |
| TC1027CEQR | 功能描述:校驗(yàn)器 IC Quad Low-Pwr & VR RoHS:否 制造商:STMicroelectronics 產(chǎn)品: 比較器類型: 通道數(shù)量: 輸出類型:Push-Pull 電源電壓-最大:5.5 V 電源電壓-最小:1.1 V 補(bǔ)償電壓（最大值）:6 mV 電源電流（最大值）:1350 nA 響應(yīng)時(shí)間: 最大工作溫度:+ 125 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:SC-70-5 封裝:Reel |
| TC1027CEQRTR | 功能描述:校驗(yàn)器 IC Quad Low-Pwr & VR RoHS:否 制造商:STMicroelectronics 產(chǎn)品: 比較器類型: 通道數(shù)量: 輸出類型:Push-Pull 電源電壓-最大:5.5 V 電源電壓-最小:1.1 V 補(bǔ)償電壓（最大值）:6 mV 電源電流（最大值）:1350 nA 響應(yīng)時(shí)間: 最大工作溫度:+ 125 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:SC-70-5 封裝:Reel |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。