參數(shù)資料
型號(hào)： TC7109CLW
廠商： TelCom Semiconductor, Inc.
英文描述： 12-BIT UP-COMPATIBLE ANALOG-TO-DIGITAL CONVERTERS
中文描述： 12位向上兼容的模擬數(shù)字轉(zhuǎn)換器
文件頁(yè)數(shù)： 10/21頁(yè)
文件大小： 274K
代理商： TC7109CLW
3-100
TELCOM SEMICONDUCTOR, INC.
TC7109
TC7109A
12-BIT
μ
P-COMPATIBLE
ANALOG-TO-DIGITAL CONVERTERS
Figure 5. TC7109A RUN/HOLD Operation
The RUN/HOLD input may be used to shorten conver-
sion time. If RUN/HOLD goes LOW any time after zero
crossing in the deintegrate mode, the circuit will jump to
auto-zero and eliminate that portion of time normally spent
in deintegrate.
If RUN/HOLD stays or goes LOW, the conversion will
complete with minimum time in deintegrate. It will stay in
auto-zero for the minimum time and wait in auto-zero for a
HIGH at the RUN/HOLD input. As shown in Figure 5, the
STATUS output will go HIGH 7 clock periods after RUN/
HOLD is changed to HIGH, and the converter will begin the
integrate phase of the next conversion.
The RUN/HOLD input allows controlled conversion in-
terface. The converter may be held at idle in auto-zero with
RUN/HOLD LOW. The conversion is started when RUN/
HOLD goes HIGH, and the new data is valid when the
STATUS output goes LOW (or is transferred to the UART;
see "Handshake Mode"). RUN/HOLD may now go LOW,
terminating deintegrate and ensuring a minimum auto-zero
time before stopping to wait for the next conversion. Conver-
sion time can be minimized by ensuring RUN/HOLD goes
LOW during deintegrate, after zero crossing, and goes
HIGH after the hold point is reached. The required activity on
the RUN/HOLD input can be provided by connecting it to the
buffered oscillator output. In this mode, the input value
measured determines the conversion time.
Direct Mode
The data outputs (bits 1 through 8, low-order bytes; bits
9 through 12, polarity and overrange high-order bytes) are
accessible under control of the byte and chip enable termi-
nals as inputs with the MODE pin at a LOW level. These
three inputs are all active LOW. Internal pull-up resistors are
provided for an inactive HIGH level when left open. When
chip enable is LOW, a byte-enable input LOW will allow the
outputs of the byte to become active. A variety of parallel
data accessing techniques may be used, as shown in the
"Interfacing" section. (See Figure 6 and Table 1.)
The access of data should be synchronized with the
conversion cycle by monitoring the STATUS output. This
prevents accessing data while it is being updated and
eliminates the acquisition of erroneous data.
Symbol
Description
Min
Typ
Max
Units
t
BEA
t
DAB
Byte Enable Width
Data Access Time
From Byte Enable
Data Hold Time
From Byte Enable
Chip Enable Width
Data Access Time
From Chip Enable
Data Hold Time
From Chip Enable
200
500
150
nsec
nsec
300
t
DHB
150
300
nsec
t
CEA
t
DAC
300
500
200
nsec
nsec
400
t
DHC
200
400
nsec
Table 1. TC7109A Direct Mode Timing Requirements
Figure 6. TC7109A Direct Mode Output Timing
INTEGRATOR OUTPUT
INTERNAL CLOCK
DETERMINATED
AT ZERO CROSSING
DETECTION
AUTO-ZERO
PHASE I
MIN 1790 COUNTS
MAX 2041 COUNTS
STATIC IN
HOLD STATE
INT
PHASE II
RUN/HOLD input is ignored until end of auto-zero phase.
*
NOTE:
*
INTERNAL LATCH
STATUS OUTPUT
RUN/HOLD INPUT
7 COUNTS
= HIGH IMPEDANCE
CE/LOAD
AS INPUT
tCEA
tBEA
HBEN
AS INPUT
tDAB
tDAB
LBEN
AS INPUT
HIGH-BYTE
DATA
LOW-BYTE
DATA
DATA
tDAC
tDHC
DATA
VALID
DATA
VALID
相關(guān)PDF資料
PDF描述
TC7109CPL 12-BIT UP-COMPATIBLE ANALOG-TO-DIGITAL CONVERTERS
TC7109AIJL Circular Connector; No. of Contacts:11; Series:MS27473; Body Material:Aluminum; Connecting Termination:Crimp; Connector Shell Size:18; Circular Contact Gender:Socket; Circular Shell Style:Straight Plug; Insert Arrangement:18-11 RoHS Compliant: No
TC7109ACKW 12-BIT UP-COMPATIBLE ANALOG-TO-DIGITAL CONVERTERS
TC7117IJL 3-1/2 DIGIT ANALOG-TO-DIGITAL CONVERTERS WITH HOLD
TC7117IJL 3-1/2 Digit Analog-to-Digital Converters with Hold
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
TC7109CLW713 功能描述:模數(shù)轉(zhuǎn)換器 - ADC 13 Bit Fast Recovery RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構(gòu):Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-32
TC7109CPL 功能描述:模數(shù)轉(zhuǎn)換器 - ADC 13 Bit Fast Recovery RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構(gòu):Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-32
TC7109CPL 制造商:Microchip Technology Inc 功能描述:IC 12BIT ADC 7109 DIP40
TC7109CPL 制造商:Microchip Technology Inc 功能描述:Special Function IC Package/Case:40-PDIP
TC7109IJL 功能描述:模數(shù)轉(zhuǎn)換器 - ADC 13 Bit Fast Recovery RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構(gòu):Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-32
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*