- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄98182 > TC835C/PI 1-CH 4-BIT DUAL-SLOPE ADC, PARALLEL ACCESS, PDIP28 PDF資料下載
參數(shù)資料
| 型號(hào)： | TC835C/PI |
| 元件分類： | ADC |
| 英文描述： | 1-CH 4-BIT DUAL-SLOPE ADC, PARALLEL ACCESS, PDIP28 |
| 封裝： | 0.600 INCH, PLASTIC, DIP-28 |
| 文件頁(yè)數(shù)： | 3/26頁(yè) |
| 文件大?。?/td> | 420K |
| 代理商： | TC835C/PI |
第1頁(yè)第2頁(yè)當(dāng)前第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)
2007 Microchip Technology Inc.
DS21478C-page 11
TC835
5.4
OVERRANGE Output
If the input signal causes the reference voltage integra-
tion
time
to
exceed
20,000
clock
pulses,
the
OVERRANGE output is set to a logic "1." The
overrange output register is set when BUSY goes low,
and is reset at the beginning of the next reference
integration phase.
5.5
UNDERRANGE Output
If the output count is 9% of full scale or less (-1800
counts), the underrange register bit is set at the end of
BUSY. The bit is set low at the next signal integration
phase.
5.6
POLARITY Output
A positive input is registered by a logic "1" polarity
signal. The POLARITY bit is valid at the beginning of
Reference Integrate and remains valid until determined
during the next conversion.
The POLARITY bit is valid even for a zero reading.
Signals less than the converter's LSB will have the
signal polarity determined correctly. This is useful in
null applications.
5.7
Digit Drive Outputs
Digit drive signals are positive going signals. The scan
sequence is D5 to D1. All positive pulses are 200 clock
pulses wide, except D5, which is 201 clock pulses wide.
All five digits are scanned continuously, unless an over-
range condition occurs. In an overrange condition, all
digit drives are held low from the final STROBE pulse
until the beginning of the next reference integrate
phase. The scanning sequence is then repeated. This
provides a blinking visual display indication.
5.8
BCD Data Outputs
The binary coded decimal (BCD) bits B8, B4, B2, B1 are
positive-true logic signals. The data bits become active
simultaneously with the digit drive signals. In an
overrange condition, all data bits are at a logic "0" state.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| TC835CBUTR | 1-CH DUAL-SLOPE ADC, PQFP64 |
| TC835CBU | 1-CH DUAL-SLOPE ADC, PQFP64 |
| TC835CKWTR | 1-CH DUAL-SLOPE ADC, PQFP44 |
| TC835CKW | 1-CH DUAL-SLOPE ADC, PQFP44 |
| TC835CPIG | 1-CH DUAL-SLOPE ADC, PDIP28 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| TC8395-90 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:16-Bit Microcontroller |
| TC8395BH | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:16-Bit Microcontroller |
| TC83C251SA16 | 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:HIGH-PERFORMANCE CHMOS MICROCONTROLLER |
| TC83C251SB16 | 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:HIGH-PERFORMANCE CHMOS MICROCONTROLLER |
| TC83C251SP16 | 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:HIGH-PERFORMANCE CHMOS MICROCONTROLLER |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。
