參數(shù)資料
型號(hào)： TC850ILW713
廠商： Microchip Technology
文件頁(yè)數(shù)： 9/26頁(yè)
文件大?。?/td> 0K
描述： IC ADC 15BIT FAST 44PLCC
標(biāo)準(zhǔn)包裝： 500
位數(shù)： 15
采樣率（每秒）： 40
數(shù)據(jù)接口： 并聯(lián)
轉(zhuǎn)換器數(shù)目： 1
電壓電源： 雙 ±
工作溫度： -25°C ~ 85°C
安裝類型： 表面貼裝
封裝/外殼： 44-LCC（J 形引線）
供應(yīng)商設(shè)備封裝： 44-PLCC
包裝： 帶卷 (TR)
輸入數(shù)目和類型： 1 個(gè)差分，單極
2006 Microchip Technology Inc.
DS21479C-page 17
TC850
Figure 8-3 shows a typical interface to a
μP I/O port or
single-chip
μC. The TC850 operates in the Continuous
mode and can either interrupt the
μC/μP or be polled
with an input pin.
FIGURE 8-3:
Interface to Typical
μP I/O
Port or Single Chip
μC
Since the PA0-PA7 inputs are dedicated to reading A/D
data, the A/D CS/CE inputs can be enabled continu-
ously. In Continuous mode, data must be read in 3
bytes, as shown in Table 6-1. The required RD pulses
are provided by a
μC/μP output pin.
The circuit of Figure 8-3 can also operate in the
Demand mode, with the start-up conversion strobe
generated by a
μC/μP output pin. In this case, the L/H
and CONT/DEMAND inputs can be controlled by I/O
pins and the RD input connected to digital ground.
8.3
Demand Mode Interface Timing
When CONT/DEMAND input is LOW, the TC850
performs a conversion each time CE and CS are active
and WR is strobed LOW.
The Demand mode conversion timing is shown in
Figure 8-1. BUSY goes LOW and data is valid 1155
clock pulses after WR goes LOW. After BUSY goes
low, 125 additional clock cycles are required before the
next conversion cycle will begin.
Once conversion is started, WR is ignored for 1100
internal clock cycles. After 1100 clock cycles, another
WR pulse is recognized and initiates a new conversion
when the present conversion is complete. A negative
edge on WR is required to begin conversion. If WR is
held LOW, conversions will not occur continuously.
The A/D conversion data is valid on the falling edge of
BUSY and remains valid until one-half internal clock
cycle before BUSY goes HIGH on the succeeding
conversion. BUSY can be monitored with an I/O pin to
determine end of conversion or to generate a
μP
interrupt.
In Demand mode, the three data bytes can be read in
any desired order. The TC850 is simply regarded as
three bytes of memory and accessed accordingly. The
bus output timing is shown in Figure 8-2.
8.4
Continuous Mode Interface Timing
When the CONT/DEMAND input is HIGH, the TC850
performs conversions continuously. Data will be valid
on the falling edge of BUSY and all three bytes must be
read within 443-1/2 internal clock cycles of BUSY going
LOW. The timing diagram is shown in Figure 8-3.
In Continuous mode, OVR/POL and L/H byte-select
inputs are ignored. The TC850 automatically cycles
through three data bytes, as shown in Table 6-1. Bus
output timing in the Continuous mode is shown in
DB0
DB1
DB2
DB3
DB4
DB5
DB6
DB7
BUSY
RD
PB0
CS
NC
CE
WR
+5V
PA0
PA1
PA2
PA3
PA4
PA5
PA6
PA7
INTERRUPT
CONT/DEMAND
mC OR mP
I/O PORT
TC850
相關(guān)PDF資料
PDF描述
THS1230IDWRG4 IC 12 BIT 30 MSPS A/D 28-SOIC
THS7319IZSVR IC EDTV VIDEO AMP 3CH 9UCSP
TLC0838CDW IC 8-BIT SERIAL OUT A/D 20-SOIC
TLC2551IDG4 IC ADC 12BIT SER 400K 8SOIC
TLV1549IDRG4 IC ADC 10BIT SER 38K 8SOIC
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
TC8521AM 制造商:TOSHIBA 制造商全稱:Toshiba Semiconductor 功能描述:REAL TIME CLOCK ケ
TC8521AP 制造商:TOSHIBA 制造商全稱:Toshiba Semiconductor 功能描述:REAL TIME CLOCK ケ
TC8566AF 制造商:TOSHIBA 制造商全稱:Toshiba Semiconductor 功能描述:FLOPPY DISK CONTROLLER
TC8569AF 制造商:TOSHIBA 制造商全稱:Toshiba Semiconductor 功能描述:FLOPPY DISK CONTROLLER
TC8570A 制造商:TOSHIBA 制造商全稱:Toshiba Semiconductor 功能描述:Universal Asychronous R/T
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*