- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄368629 > TDA6651 (NXP Semiconductors N.V.) 5 V mixer/oscillator and low noise PLL synthesizer for hybrid terrestrial tuner (digital and analog) PDF資料下載
參數(shù)資料
| 型號(hào)： | TDA6651 |
| 廠商： | NXP Semiconductors N.V. |
| 英文描述： | 5 V mixer/oscillator and low noise PLL synthesizer for hybrid terrestrial tuner (digital and analog) |
| 中文描述： | 5伏混頻器/振蕩器，低噪聲的混合型地面調(diào)諧器鎖相環(huán)頻率合成器（數(shù)字和模擬） |
| 文件頁(yè)數(shù)： | 14/55頁(yè) |
| 文件大?。?/td> | 377K |
| 代理商： | TDA6651 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)當(dāng)前第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)
2004 Mar 22
14
Philips Semiconductors
Product specification
5 V mixer/oscillator and low noise PLL synthesizer
for hybrid terrestrial tuner (digital and analog)
TDA6650TT;
TDA6651TT
8.2
Read mode; R/W = 1
Data can be read from the device by setting the R/W bit
to 1 (see Table 12). After the device address has been
recognized, the device generates an acknowledge pulse
and the first data byte (status byte) is transferred on the
SDA line (MSB first). Data is valid on the SDA line during
a HIGH level of the SCL clock signal.
A second data byte can be read from the device if the
microcontroller generates an acknowledge on the SDA
line (master acknowledge). End of transmission will occur
if no master acknowledge occurs. The device will then
release the data line to allow the microcontroller to
generate a STOP condition.
Table 12
I
2
C-bus read data format
Note
1.
MSB is transmitted first.
Table 13
Description of read data format bits
NAME
BYTE
BIT
ACK
MSB
(1)
LSB
Address byte
Status byte
1
2
1
1
0
0
1
0
MA1
A2
MA0
A1
R/W = 1
A0
A
POR
FL
ALBC
AGC
BIT
DESCRIPTION
A
POR
acknowledge bit
Power-on reset flag
POR = 0, normal operation
POR = 1, Power-on reset
in-lock flag
FL = 0, not locked
FL = 1, the PLL is locked
automatic loop bandwidth control flag
ALBC = 0, no automatic loop bandwidth control
ALBC = 1, automatic loop bandwidth control selected
internal AGC flag
AGC = 0 when internal AGC is active (V
AGC
< V
RML
)
AGC = 1 when internal AGC is not active (V
AGC
> V
RMH
)
digital outputs of the 5-level ADC; see Table 14
FL
ALBC
AGC
A2, A1, A0
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| TDA6651TT | 5 V mixer/oscillator and low noise PLL synthesizer for hybrid terrestrial tuner (digital and analog) |
| TDA6800 | Video modulator circuit |
| TDA6800T | Video modulator circuit |
| TDA7056 | 3 W mono BTL audio output amplifier(3W單聲道BTL音頻輸出放大器) |
| TDA7057Q | 2 x 8W stereo BTL audio output amplifier with DC volume control(帶DC音量控制的2x8W立體聲BTL音頻輸出放大器) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| TDA6651ATT | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:5 V mixer/oscillator and low noise PLL synthesizer for hybrid terrestrial tuner (digital and analog) |
| TDA6651ATT/C3 | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:5 V mixer/oscillator and low noise PLL synthesizer for hybrid terrestrial tuner (digital and analog) |
| TDA6651ATT/C3/S2 | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:5 V mixer/oscillator and low noise PLL synthesizer for hybrid terrestrial tuner (digital and analog) |
| TDA6651ATT/C3/S3 | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:5 V mixer/oscillator and low noise PLL synthesizer for hybrid terrestrial tuner (digital and analog) |
| TDA6651TT | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:5 V mixer/oscillator and low noise PLL synthesizer for hybrid terrestrial tuner (digital and analog) |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。