- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄373620 > TDA7316 (意法半導體) Four Bands Digital Controlled Graphic Equalizer(四波段數(shù)控立體圖形均衡器) PDF資料下載
參數(shù)資料
| 型號： | TDA7316 |
| 廠商： | 意法半導體 |
| 英文描述： | Four Bands Digital Controlled Graphic Equalizer(四波段數(shù)控立體圖形均衡器) |
| 中文描述： | 四波段圖形均衡器數(shù)控（四波段數(shù)控立體圖形均衡器） |
| 文件頁數(shù)： | 6/10頁 |
| 文件大?。?/td> | 143K |
| 代理商： | TDA7316 |
I
2
C BUS INTERFACE
Data transmission from microprocessor to the
TDA7316 and viceversa takes place thru the 2
wires I
2
C BUS interface, consisting of the two
lines SDA and SCL (pull-up resistors to positive
supply voltage must beexternally connected).
DataValidity
As shown in fig. 3, the data on the SDA line must
be stable during the high period of the clock. The
HIGH and LOW state of the data line can only
change when the clock signal on the SCL line is
LOW.
Startand Stop Conditions
As shown in fig.4 a start condition is a HIGH to
LOW transition of the SDA line while SCL is
HIGH. The stop conditionis a LOW to HIGH tran-
sitionof the SDAline while SCLis HIGH.
Byte Format
Every byte transferred to the SDA line must con-
tain 8 bits. Each byte must be followed by an ac-
knowledge bit. TheMSB is transferredfirst.
Figure3:
Data Validity on the I
2
CBUS
Acknowledge
The master (
μ
P) puts a resistive HIGH level on the
SDA line during the acknowledge clock pulse (see
fig. 5). The peripheral (audioprocessor) that ac-
knowledges has to pull-down (LOW) the SDA line
during the acknowledge clock pulse, so that the
SDAline is stableLOWduringthis clockpulse.
The audioprocessor which has been addressed
has to generate an acknowledge after the recep-
tion of each byte, otherwise the SDA line remains
at the HIGH level during the ninth clock pulse
time. In this case the master transmitter can gen-
erate the STOP information in order to abort the
transfer.
TransmissionwithoutAcknowledge
Avoiding to detect the acknowledge of the audio-
processor, the
μ
P can use a simplier transmis-
sion: simply it generates the 9th clock pulse with-
out checking the slave acknowledging, and then
sends the newdata.
This approach of course is less protected from
misworking and decreasesthe noise immunity.
Figure4:
Timing Diagram of I
2
CBUS
Figure5:
Acknowledgeon the I
2
CBUS
TDA7316
6/10
相關PDF資料 |
PDF描述 |
|---|---|
| TDA7318 | Digital Controlled Stereo Audio Processor(數(shù)控立體聲音頻處理器) |
| TDA7319D | 3 BAND DIGITAL CONTROLLED AUDIO PROCESSOR |
| TDA7326D | AM-FM RADIO FREQUENCY SYNTHESIZER |
| TDA7326 | AM-FM Radio Frequency Synthesizer(AM-FM無線頻率合成器) |
| TDA7330BD | SINGLE CHIP RDS DEMODULATOR + FILTER |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| TDA7317 | 制造商:STMicroelectronics 功能描述:FIVE BANDS DGTL CNTRLD GRAPHIC EQUALIZER 30PIN SPDIP - Rail/Tube |
| TDA7318 | 功能描述:音頻 DSP Digital Audio Proc RoHS:否 制造商:Texas Instruments 工作電源電壓: 電源電流: 工作溫度范圍: 安裝風格: 封裝 / 箱體: 封裝:Tube |
| TDA7318D | 功能描述:IC PROCESSOR STEREO DGTL 28-SOIC RoHS:是 類別:集成電路 (IC) >> 線性 - 音頻處理 系列:- 其它有關文件:STA321 View All Specifications 標準包裝:1 系列:Sound Terminal™ 類型:音頻處理器 應用:數(shù)字音頻 安裝類型:表面貼裝 封裝/外殼:64-LQFP 裸露焊盤 供應商設備封裝:64-LQFP EP（10x10） 包裝:Digi-Reel® 其它名稱:497-11050-6 |
| TDA7318D013TR | 功能描述:音頻 DSP Digital Audio Proc RoHS:否 制造商:Texas Instruments 工作電源電壓: 電源電流: 工作溫度范圍: 安裝風格: 封裝 / 箱體: 封裝:Tube |
| TDA7319 | 功能描述:音頻 DSP Digital Audio Proc RoHS:否 制造商:Texas Instruments 工作電源電壓: 電源電流: 工作溫度范圍: 安裝風格: 封裝 / 箱體: 封裝:Tube |
發(fā)布緊急采購，3分鐘左右您將得到回復。