- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄373622 > TDA7402 (意法半導(dǎo)體) CARRADIO SIGNAL PROCESSOR PDF資料下載
參數(shù)資料
| 型號： | TDA7402 |
| 廠商： | 意法半導(dǎo)體 |
| 英文描述： | CARRADIO SIGNAL PROCESSOR |
| 中文描述： | CARRADIO信號處理器 |
| 文件頁數(shù)： | 34/59頁 |
| 文件大?。?/td> | 512K |
| 代理商： | TDA7402 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁當(dāng)前第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁
TDA7402
34/59
optimization step during the production of the carradio where the channel separation and the fieldstrength con-
trol are trimmed. The setup of the Stereoblend characteristics which is programmable in a wide range is de-
scribed in 2.8.
3.4 Deemphasis and Highcut
The deemphasis-lowpass allows to choose a time constant between 37.5 and 100
μ
s. The highcut control range
willbe 2 x
τ
Deemp
or 2.7 x
τ
Deemp
dependent on the selected time constant (see programming section). The bit
D7 of the hightcut-byte will shift timeconstant and range.
Inside the highcut control range (between VHCH and VHCL) the LEVEL signal is converted into a 5 bit word
which controls the lowpass time constant between
τ
Deemp
...3 (3.7) x
τ
Deemp
. Thereby the resolution will remain
always 5 bits independently of the absolute voltage range between the VHCH- and VHCL-values. In addition
the maximum attenuation can be fixed between 2 and 10dB.
The highcut function can be switched off by I
2
C-bus (bit D
7
, Highcut byte set to ”0”).
The setup of the highcut characteristics is described in 2.9.
3.5 PLL and Pilottone-Detector
The PLL has the task to lock on the 19kHz pilottone during a stereo-transmission to allow a correct demodula-
tion. The included pilottone-detector enables the demodulation if the pilottone reaches the selected pilottone
threshold V
PTHST
. Two different thresholds are available. The detector output (signal STEREO, see Blockdia-
gram) can be checked by reading the status byte of the A619 via I
2
C-bus. During a Softmute the PLL can be
set into ”Hold”-mode which freezes the PLL’s state (bit D
4
, Softmute byte). After releasing the Softmute the PLL
willagain follow the input signal only by correcting the phase error.
3.6 Fieldstrength Control
The fieldstrength input is used to control the highcut- and the stereoblend-function. In addition the signal can be
also used to control the noiseblanker thresholds and as input for the multipath detector. These additional func-
tions are described in sections 3.3 and 4.
3.7 EVEL-Input and -Gain
To suppress undesired high frequency modulation on the highcut- and stereoblend-control signal the LEVEL
signal is lowpass filtered firstly. The filter isa combination of a 1.st-order RC-lowpass at 53kHz (working as anti-
aliasing filter)and a 1.st-order switched-capacitor-lowpass at 2.2kHz. The second stage is a programmable gain
stage to adapt the LEVEL signal internally to different IF-devices (see Testmode section 5: LEVELHCC). The
gain is widely programmable in 16 steps from 0dB to 6dB (step=0.4dB). These 4 bits are located together with
the Roll-Off bits in the ”Stereodecoder-Adjustment”-byte to simplify a possible adjustment during the production
of the carradio. This signal controls directly the Highcut stage whereas the signal is filtered again (fc=100Hz)
before the stereoblend stage (see fig. 32).
3.8 Stereoblend Control
The stereoblend control block converts the internal LEVEL-voltage (LEVELSB) into an demodulator compatible
analog signal which is used to control the channel separation between 0dB and the maximum separation. Inter-
nally this control range hasa fixed upper limitwhich is the internal reference voltage REF5V. The lower limit can
be programmed between 20 and 70% of REF5V in 3.3% steps (see figs.28, 29).
To adjust the external LEVEL-voltage to the internal range two values must be defined: the LEVEL gain L
G
and
VSBL (see fig. 29). At the point of full channel separation the external level signal has to be amplified that inter-
nally it becomes equal to REF5V. The second point (e.g. 10dB channel sep.) is then adjusted with the VSBL
voltage.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| TDA7403 | BASIC SIGNAL PROCESSOR |
| TDA7403D | BASIC SIGNAL PROCESSOR |
| TDA7404 | CARRADIO-SIGNAL-PROCESSOR |
| TDA7404D | CARRADIO-SIGNAL-PROCESSOR |
| TDA7405 | EQUALIZER CARRADIO SIGNAL PROCESSOR |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| TDA7402_07 | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:Car radio signal processor |
| TDA7402TR | 功能描述:音頻 DSP Car Radio Signal RoHS:否 制造商:Texas Instruments 工作電源電壓: 電源電流: 工作溫度范圍: 安裝風(fēng)格: 封裝 / 箱體: 封裝:Tube |
| TDA7403 | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:BASIC SIGNAL PROCESSOR |
| TDA7403_02 | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:BASIC SIGNAL PROCESSOR |
| TDA7403D | 功能描述:音頻 DSP Basic Signal Process RoHS:否 制造商:Texas Instruments 工作電源電壓: 電源電流: 工作溫度范圍: 安裝風(fēng)格: 封裝 / 箱體: 封裝:Tube |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。