參數(shù)資料
型號: TJA1041
廠商: NXP Semiconductors N.V.
元件分類: CAN
英文描述: High speed CAN transceiver
中文描述: 高速CAN收發(fā)器
文件頁數(shù): 10/24頁
文件大?。?/td> 138K
代理商: TJA1041
2004 Feb 20
10
Philips Semiconductors
Product specification
High speed CAN transceiver
TJA1041A
The t
dom(TXD)
timer defines the minimum possible bit rate
of 40 kbit/s. The transmitter remains disabled until the
local failure flag is cleared.
RXD
RECESSIVE CLAMPING DETECTION
An RXD pin clamped to HIGH level will prevent the
controller connected to this pin from recognizing a bus
dominant state. So the controller can start messages at
any time, which is likely to disturb all bus communication.
RXD recessive clamping detection prevents this effect by
disabling the transmitter when the bus is in dominant state
without RXD reflecting this. The transmitter remains
disabled until the local failure flag is cleared.
TXD-
TO
-RXD
SHORT
-
CIRCUIT DETECTION
Ashort-circuitbetweenpins RXDand TXDwouldkeepthe
bus in a permanent dominant state once the bus is driven
dominant, because the low-side driver of RXD is typically
stronger than the high-side driver of the controller
connected to TXD. The TXD-to-RXD short-circuit
detection prevents such a network lock-up by disabling the
transmitter.Thetransmitterremainsdisableduntilthelocal
failure flag is cleared.
B
US DOMINANT CLAMPING DETECTION
A CAN bus short circuit (to V
BAT
, V
CC
or GND) or a failure
in one of the other network nodes could result in a
differential voltage on the bus high enough to represent a
bus dominant state. Because a node will not start
transmission if the bus is dominant, the normal bus failure
detection will not detect this failure, but the bus dominant
clamping detection will. The local failure flag is set if the
dominant state on the bus persists for longer than t
dom(bus)
.
By checking this flag, the controller can determine if a
clamped bus is blocking network communication. There is
no need to disable the transmitter. Note that the local
failure flag does not retain a bus dominant clamping
failure, and is released as soon as the bus returns to
recessive state.
O
VER
-
TEMPERATURE DETECTION
To protect the output drivers of the transceiver against
overheating, the transmitter will be disabled if the virtual
junction temperature exceeds the shutdown junction
temperature T
j(sd)
. The transmitter remains disabled until
the local failure flag is cleared.
Recessive bus voltage stabilization
In recessive state the output impedance of transceivers is
relatively high. In a partially powered network (supply
voltage is off in some of the nodes) any deactivated
transceiver with a significant leakage current is likely to
load the recessive bus to ground. This will cause a
common-modevoltagestepeachtimetransmissionstarts,
resulting in increased ElectroMagnetic Emission (EME).
Using pin SPLIT of the TJA1041A in combination with split
termination (see Fig.5) will reduce this step effect. In
normal mode and pwon/listen-only mode pin SPLIT
providesastabilized0.5V
CC
DC voltage.Instandbymode,
go-to-sleep command mode and sleep mode pin SPLIT is
set floating.
I/O level adapter
The TJA1041A is equipped with a built-in I/O-level
adapter.Byusingthesupplyvoltageofthecontroller(tobe
supplied at pin V
I/O
) the level adapter ratio-metrically
scales the I/O-levels of the transceiver. For pins TXD,STB
and EN the digital input threshold level is adjusted, and for
pins RXD and ERR the HIGH-level output voltage is
adjusted. This allows the transceiver to be directly
interfaced with controllers on supply voltages between
2.8 V and 5.25 V, without the need for glue logic.
Pin WAKE
Pin WAKE of the TJA1041A allows local wake-up
triggering by a LOW to HIGH state change as well as a
HIGH to LOW state change. This gives maximum flexibility
when designing a local wake-up circuit. To keep current
consumption at a minimum, after a t
wake
delay the internal
bias voltage of pin WAKE will follow the logic state of this
pin. A HIGH level on pin WAKE is followed by an internal
pull-up to V
BAT
. A LOW level on pin WAKE is followed by
an internal pull-down towards GND. To ensure EMI
performance in applications not using local wake-up it is
recommended to connect pin WAKE to pin V
BAT
or to pin
GND.
相關(guān)PDF資料
PDF描述
TJA1041A High speed CAN transceiver
TJA1053T Fault-tolerant CAN transceiver
TJM4558 WIDE BANDWIDTH DUAL BIPOLAR OPERATIONAL AMPLIFIERS
TJM4558C WIDE BANDWIDTH DUAL BIPOLAR OPERATIONAL AMPLIFIERS
TJM4558I WIDE BANDWIDTH DUAL BIPOLAR OPERATIONAL AMPLIFIERS
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
TJA1041A 制造商:NXP 功能描述:CAN (Controller Area Network) bus driver
TJA1041AT 功能描述:網(wǎng)絡(luò)控制器與處理器 IC CAN CONTROLLER INTERFACE RoHS:否 制造商:Micrel 產(chǎn)品:Controller Area Network (CAN) 收發(fā)器數(shù)量: 數(shù)據(jù)速率: 電源電流(最大值):595 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:PBGA-400 封裝:Tray
TJA1041AT,112 制造商:NXP Semiconductors 功能描述:HIGH-SPEED CAN TRANSCEIVER EOL300609
TJA1041AT,118 制造商:NXP Semiconductors 功能描述:HIGH SPEED CAN TRANSCEIVER EOL300609
TJA1041AT,512 功能描述:網(wǎng)絡(luò)控制器與處理器 IC CAN CONTROLLER RoHS:否 制造商:Micrel 產(chǎn)品:Controller Area Network (CAN) 收發(fā)器數(shù)量: 數(shù)據(jù)速率: 電源電流(最大值):595 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:PBGA-400 封裝:Tray