- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄98235 > TLC1550MFK (TEXAS INSTRUMENTS INC) 1-CH 10-BIT SUCCESSIVE APPROXIMATION ADC, PARALLEL ACCESS, CQCC28 PDF資料下載
參數(shù)資料
| 型號： | TLC1550MFK |
| 廠商： | TEXAS INSTRUMENTS INC |
| 元件分類： | ADC |
| 英文描述： | 1-CH 10-BIT SUCCESSIVE APPROXIMATION ADC, PARALLEL ACCESS, CQCC28 |
| 封裝： | CERAMIC, LCC-28 |
| 文件頁數(shù)： | 16/16頁 |
| 文件大?。?/td> | 309K |
| 代理商： | TLC1550MFK |
TLC1550I, TLC1550M, TLC1551I
10BIT ANALOGTODIGITAL CONVERTERS
WITH PARALLEL OUTPUTS
SLAS043G MAY 1991 REVISED NOVEMBER 2003
9
POST OFFICE BOX 655303
DALLAS, TEXAS 75265
PRINCIPLES OF OPERATION
The operating sequence for complete data acquisition is shown in Figure 3. Processors can address the TLC1550
and TLC1551 as an external memory device by simply connecting the address lines to a decoder and the decoder
output to CS. Like other peripheral devices, the write (WR) and read (RD) input signals are valid only when CS is low.
Once CS is low, the onboard system clock permits the conversion to begin with a simple write command and the
converted data to be presented to the data bus with a simple read command. The device remains in a sampling (track)
mode from the rising edge of EOC until conversion begins with the rising edge of WR, which initiates the hold mode.
After the hold mode begins, the clock controls the conversion automatically. When the conversion is complete, the
end-of-conversion (EOC) signal goes low indicating that the digital data has been transferred to the output latch.
Lowering CS and RD then resets EOC and transfers the data to the data bus for the processor read cycle.
0.8 V
1.4 V
2 V
1.4 V
0.8 V
2 V
0.8 V
2 V
0.8 V
2 V
0.8 V
tsu(CS)
th(CS)
tw(WR)
tc
tsu(CS)
th(CS)
tdis(D)
tv(D)
ta(D)
td(EOC)
0.8 V
2 V
CS
WR
RD
EOC
D0 D9
Data Valid
Figure 3. TLC1550 or TLC1551 Operating Sequence
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| TLC1551IDWRG4 | 1-CH 10-BIT SUCCESSIVE APPROXIMATION ADC, PARALLEL ACCESS, PDSO24 |
| TLC1550IDWR | 1-CH 10-BIT SUCCESSIVE APPROXIMATION ADC, PARALLEL ACCESS, PDSO24 |
| TLC1551IDWR | 1-CH 10-BIT SUCCESSIVE APPROXIMATION ADC, PARALLEL ACCESS, PDSO24 |
| TLC1551IFNG4 | 1-CH 10-BIT SUCCESSIVE APPROXIMATION ADC, PARALLEL ACCESS, PQCC28 |
| TLC1551IFN | 1-CH 10-BIT SUCCESSIVE APPROXIMATION ADC, PARALLEL ACCESS, PQCC28 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| TLC1550MFKB | 制造商:TI 制造商全稱:Texas Instruments 功能描述:10-BIT ANALOG-TO-DIGITAL CONVERTERS WITH PARALLEL OUTPUTS |
| TLC1550MFN | 制造商:TI 制造商全稱:Texas Instruments 功能描述:10-BIT ANALOG-TO-DIGITAL CONVERTERS WITH PARALLEL OUTPUTS |
| TLC1550MJ | 制造商:TI 制造商全稱:Texas Instruments 功能描述:10-BIT ANALOG-TO-DIGITAL CONVERTERS WITH PARALLEL OUTPUTS |
| TLC1550MJB | 制造商:TI 制造商全稱:Texas Instruments 功能描述:10-BIT ANALOG-TO-DIGITAL CONVERTERS WITH PARALLEL OUTPUTS |
| TLC1550MNW | 制造商:TI 制造商全稱:Texas Instruments 功能描述:10-BIT ANALOG-TO-DIGITAL CONVERTERS WITH PARALLEL OUTPUTS |
發(fā)布緊急采購，3分鐘左右您將得到回復。