- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄98237 > TLC3578IPWR (TEXAS INSTRUMENTS INC) 8-CH 14-BIT SUCCESSIVE APPROXIMATION ADC, SERIAL ACCESS, PDSO24 PDF資料下載
參數(shù)資料
| 型號(hào)： | TLC3578IPWR |
| 廠商： | TEXAS INSTRUMENTS INC |
| 元件分類： | ADC |
| 英文描述： | 8-CH 14-BIT SUCCESSIVE APPROXIMATION ADC, SERIAL ACCESS, PDSO24 |
| 封裝： | GREEN, PLASTIC, TSSOP-24 |
| 文件頁數(shù)： | 6/49頁 |
| 文件大小： | 1137K |
| 代理商： | TLC3578IPWR |
第1頁第2頁第3頁第4頁第5頁當(dāng)前第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁
TLC3574, TLC3578, TLC2574, TLC2578
5V ANALOG, 3/5V DIGITAL, 14/12BIT, 200KSPS, 4/8CHANNEL
SERIAL ANALOGTODIGITAL CONVERTERS WITH ±10V INPUTS
SLAS262C OCTOBER 2000 REVISED MAY 2003
14
WWW.TI.COM
timing requirements over recommended operating free-air temperature range, AVDD = 5 V,
DVDD = 5 V, VREFP = 4 V, VREFM = 0 V, SCLK frequency = 25 MHz (unless otherwise noted) (continued)
CS trigger
PARAMETERS
MIN
TYP
MAX
UNIT
tsu(2)
Setup time, CS falling edge before SCLK rising edge, at 25-pF load
12
ns
td(4)
Delay time, delay time from the falling edge of 16th SCLK to CS rising edge, at 25 pF load
(see Note 12)
5
ns
tw(2)
Pulse width of CS high, at 25-pF load
1
tc(1)
td(5)
Delay time, delay from CS falling edge to MSB of SDO valid (reaches 90%
DVDD = 5 V
0
12
ns
td(5)
Delay time, delay from CS falling edge to MSB of SDO valid (reaches 90%
final level), at 10 pF load
DVDD = 2.7 V
0
30
ns
td(6)
Delay time, delay from CS rising edge to SDO 3-state, at 10-pF load
0
6
ns
td(7)
Delay time, delay from CS falling edge to INT rising edge, at 10-pF load
DVDD = 5 V
0
6
ns
td(7)
Delay time, delay from CS falling edge to INT rising edge, at 10-pF load
DVDD = 2.7 V
0
16
ns
Specified by design
NOTE 12: For normal short sampling, td(4) is the delay time from the falling edge of 16th SCLK to CS rising edge.
For normal long sampling, td(4) is the delay time from the falling edge of 48th SCLK to CS rising edge.
Hi-Z
ID15
OD1
OD0
ID1
116
OD15
Don’t Care
ID0
OR
tsu(2)
td(4)
tw(2)
td(7)
td(5)
Hi-Z
Don’t Care
VIH
VIL
CS
SCLK
SDI
SDO
EOC
INT
td(6)
Don’t Care
OD7
OD15
The dotted line means signal may or may not exist, depending on application. It must be ignored.
Normal sampling mode, CS initiates the conversion, FS must be tied to high. When CS is high, SDO is in Hi-Z, all inputs (FS, SCLK,
SDI) are inactive and are ignored.
Figure 2. Critical Timing for CS Trigger
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| TLC3574IPWG4 | 4-CH 14-BIT SUCCESSIVE APPROXIMATION ADC, SERIAL ACCESS, PDSO20 |
| TLC2574IPWG4 | 4-CH 12-BIT SUCCESSIVE APPROXIMATION ADC, SERIAL ACCESS, PDSO20 |
| TLC3578IDWR | 8-CH 14-BIT SUCCESSIVE APPROXIMATION ADC, SERIAL ACCESS, PDSO24 |
| TLC2574IDW | 4-CH 12-BIT SUCCESSIVE APPROXIMATION ADC, SERIAL ACCESS, PDSO20 |
| TLC3574IDW | 4-CH 14-BIT SUCCESSIVE APPROXIMATION ADC, SERIAL ACCESS, PDSO20 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| TLC3578IPWRG4 | 功能描述:模數(shù)轉(zhuǎn)換器 - ADC Serial Out Low Power RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構(gòu):Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-32 |
| TLC363C | 制造商:DIODES 制造商全稱:Diodes Incorporated 功能描述:TRIPLE LOW CAPACITANCE MOUNT ZENER DIODE ARRAY |
| TLC363C20V8 | 制造商:DIODES 制造商全稱:Diodes Incorporated 功能描述:TRIPLE LOW CAPACITANCE MOUNT ZENER DIODE ARRAY |
| TLC363C20V8-7 | 制造商:Diodes Incorporated 功能描述:ZENER TRIPLE PARALLEL 20.8V 5% 200MW 6PIN SOT-363 - Tape and Reel |
| TLC363C5V5 | 制造商:DIODES 制造商全稱:Diodes Incorporated 功能描述:TRIPLE LOW CAPACITANCE MOUNT ZENER DIODE ARRAY |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。