- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄98243 > TLC5617CD (TEXAS INSTRUMENTS INC) SERIAL INPUT LOADING, 12.5 us SETTLING TIME, 10-BIT DAC, PDSO8 PDF資料下載
參數(shù)資料
| 型號： | TLC5617CD |
| 廠商： | TEXAS INSTRUMENTS INC |
| 元件分類： | DAC |
| 英文描述： | SERIAL INPUT LOADING, 12.5 us SETTLING TIME, 10-BIT DAC, PDSO8 |
| 文件頁數(shù)： | 5/21頁 |
| 文件大小： | 307K |
| 代理商： | TLC5617CD |
TLC5617, TLC5617A
PROGRAMMABLE DUAL 10-BIT DIGITAL-TO-ANALOG CONVERTERS
SLAS151B – JULY 1997 – REVISED MARCH 2000
13
POST OFFICE BOX 655303
DALLAS, TEXAS 75265
APPLICATION INFORMATION
serial interface
When chip select (CS) is low, the input data is read into a 16-bit shift register with the input data clocked in most
significant bit first. The falling edge of the SCLK input shifts the data into the input register.
The rising edge of CS then transfers the data to the DAC register. All CS transitions should occur when the SCLK
input is low.
The 16 bits of data can be transferred with the sequence shown in Figure 18.
D15
D14
D13
D12
D11
10 Data Bits
D2
D1 = x
D0 = x
Program Bits
Data Bits
Fill Bits
16 Bits
MSB (Input Word)
MSB (Data)
LSB (Data)
LSB (Input Word)
Two extra (sub-LSB) bits (can be don’t care)
Figure 18. Input Data Word Format
Table 2 shows the function of program bits D15 – D12.
Table 2. Program Bits D15 – D12 Function
PROGRAM BIT
DEVICE FUNCTION
D15
D14
D13
D12
DEVICE FUNCTION
1
X
Write to latch A with serial interface register data
1
X
g
and latch B updated with buffer latch data
0
X
0
Write to latch B and double buffer latch
0
X
1
Write to double buffer latch only
X
1
X
12.5
s settling time
X
0
X
2.5
s settling time
X
0
X
Powered-up operation
X
1
X
Powered-down mode
function of the latch control bits (D15 and D12)
Three data transfers are possible. All transfers occur immediately after CS goes high and are described in the
following sections.
latch A write, latch B update (D15 = high, D12 = X)
The serial interface register (SIR) data are written to latch A and the double buffer latch contents are written to
latch B. The double buffer contents are unaffected. This control bit condition allows simultaneous output updates
of both DACs.
Serial
Interface
Register
D12 = X
D15 = High
Latch A
Latch B
Double
Buffer
Latch
To DAC A
To DAC B
Figure 19. Latch A Write, Latch B Update
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| TLC5617IDR | SERIAL INPUT LOADING, 12.5 us SETTLING TIME, 10-BIT DAC, PDSO8 |
| TLC5617AIDR | SERIAL INPUT LOADING, 12.5 us SETTLING TIME, 10-BIT DAC, PDSO8 |
| TLC5617ACDR | SERIAL INPUT LOADING, 12.5 us SETTLING TIME, 10-BIT DAC, PDSO8 |
| TLC5617CDR | SERIAL INPUT LOADING, 12.5 us SETTLING TIME, 10-BIT DAC, PDSO8 |
| TLC5617ID | SERIAL INPUT LOADING, 12.5 us SETTLING TIME, 10-BIT DAC, PDSO8 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| TLC5617CDR | 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:Texas Instruments 功能描述: |
| TLC5617ID | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| TLC5618 | 制造商:TI 制造商全稱:Texas Instruments 功能描述:PROGRAMMABLE DUAL 12-BIT DIGITAL-TO-ANALOG CONVERTERS |
| TLC5618A | 制造商:TI 制造商全稱:Texas Instruments 功能描述:PROGRAMMABLE DUAL 12-BIT DIGITAL-TO-ANALOG CONVERTERS |
| TLC5618ACD | 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:Texas Instruments 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復。