- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄67343 > TLC5618ACDR (TEXAS INSTRUMENTS INC) SERIAL INPUT LOADING, 12.5 us SETTLING TIME, 12-BIT DAC, PDSO8 PDF資料下載
參數(shù)資料
| 型號： | TLC5618ACDR |
| 廠商： | TEXAS INSTRUMENTS INC |
| 元件分類： | DAC |
| 英文描述： | SERIAL INPUT LOADING, 12.5 us SETTLING TIME, 12-BIT DAC, PDSO8 |
| 封裝： | PLASTIC, SOIC-8 |
| 文件頁數(shù)： | 5/24頁 |
| 文件大?。?/td> | 480K |
| 代理商： | TLC5618ACDR |
TLC5618, TLC5618A
PROGRAMMABLE DUAL 12-BIT DIGITAL-TO-ANALOG CONVERTERS
SLAS156G – JULY 1997 – REVISED APRIL 2001
13
POST OFFICE BOX 655303
DALLAS, TEXAS 75265
APPLICATION INFORMATION
Table 1. Binary Code Table (0 V to 2 VREFIN Output), Gain = 2
INPUT
OUTPUT
1111
2 V
REFIN
4095
4096
:
1000
0000
0001
2 V
REFIN
2049
4096
1000
0000
2 V
REFIN
2048
4096
+ V
REFIN
0111
1111
2 V
REFIN
2047
4096
:
0000
0001
2 V
REFIN
1
4096
0000
0 V
buffer amplifier
The output buffer has a rail-to-rail output with short circuit protection and can drive a 2-k
load with a 100-pF
load capacitance. Settling time is a software selectable 12.5
s or 2.5 s, typical to within ± 0.5 LSB of final value.
external reference
The reference voltage input is buffered, which makes the DAC input resistance not code dependent. Therefore,
the REFIN input resistance is 10 M
and the REFIN input capacitance is typically 5 pF, independent of input
code. The reference voltage determines the DAC full-scale output.
logic interface
The logic inputs function with CMOS logic levels. Most of the standard high-speed CMOS logic families may
be used.
serial clock and update rate
Figure 1 shows the TLC5618 timing. The maximum serial clock rate is:
f
(SCLK)max +
1
t
w CH min )
t
w CL min
+ 20 MHz
The digital update rate is limited by the chip-select period, which is:
tp(CS) + 16
t
w CH )
t
w CL
) t
su CS1
This equals an 810-ns or 1.23-MHz update rate. However, the DAC settling time to 12 bits limits the update rate
for full-scale input step transitions.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| TLC5618AQDG4 | SERIAL INPUT LOADING, 12.5 us SETTLING TIME, 12-BIT DAC, PDSO8 |
| TLC5618AID | SERIAL INPUT LOADING, 12.5 us SETTLING TIME, 12-BIT DAC, PDSO8 |
| TLC5618AQD | SERIAL INPUT LOADING, 12.5 us SETTLING TIME, 12-BIT DAC, PDSO8 |
| TLC5618CDR | SERIAL INPUT LOADING, 12.5 us SETTLING TIME, 12-BIT DAC, PDSO8 |
| TLC5618AQDR | SERIAL INPUT LOADING, 12.5 us SETTLING TIME, 12-BIT DAC, PDSO8 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| TLC5618ACP | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| TLC5618AID | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| TLC5618AIDR | 制造商:TI 制造商全稱:Texas Instruments 功能描述:PROGRAMMABLE DUAL 12-BIT DIGITAL-TO-ANALOG CONVERTERS |
| TLC5618AIP | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| TLC5618AMFK | 制造商:TI 制造商全稱:Texas Instruments 功能描述:PROGRAMMABLE DUAL 12-BIT DIGITAL-TO-ANALOG CONVERTERS |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。