- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄98243 > TLC5618AMFK (TEXAS INSTRUMENTS INC) SERIAL INPUT LOADING, 12.5 us SETTLING TIME, 12-BIT DAC, CQCC20 PDF資料下載
參數(shù)資料
| 型號： | TLC5618AMFK |
| 廠商： | TEXAS INSTRUMENTS INC |
| 元件分類： | DAC |
| 英文描述： | SERIAL INPUT LOADING, 12.5 us SETTLING TIME, 12-BIT DAC, CQCC20 |
| 封裝： | CERAMIC, LCC-20 |
| 文件頁數(shù)： | 6/26頁 |
| 文件大小： | 386K |
| 代理商： | TLC5618AMFK |
第1頁第2頁第3頁第4頁第5頁當(dāng)前第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁
TLC5618, TLC5618A
PROGRAMMABLE DUAL 12-BIT DIGITAL-TO-ANALOG CONVERTERS
SLAS156G – JULY 1997 – REVISED APRIL 2001
14
POST OFFICE BOX 655303
DALLAS, TEXAS 75265
APPLICATION INFORMATION
serial interface
When chip select (CS) is low, the input data is read into a 16-bit shift register with the input data clocked in, most
significant bit first. The falling edge of the SCLK input shifts the data into the input register.
The rising edge of CS then transfers the data to the DAC register. When CS is high, input data cannot be clocked
into the input register.
The 16 bits of data can be transferred with the sequence shown in Figure 18.
D15
D14
D13
D12
D11
12 Data Bits
D0
Program Bits
Data Bits
16 Bits
MSB (Input Word)
MSB (Data)
LSB (Data, Input Word)
Figure 18. Input Data Word Format
Table 2 shows the function of program bits D15 – D12.
Table 2. Program Bits D15 – D12 Function
PROGRAM BITS
DEVICE FUNCTION
D15
D14
D13
D12
DEVICE FUNCTION
1
X
Write to latch A with serial interface register data
and latch B updated with buffer latch data
0
X
0
Write to latch B and double buffer latch
0
X
1
Write to double buffer latch only
X
0
X
12.5
s settling time
X
1
X
2.5
s settling time
X
0
X
Powered-up operation
X
1
X
Power down mode
function of the latch control bits (D15 and D12)
Three data transfers are possible. All transfers occur immediately after CS goes high and are described in the
following sections.
latch A write, latch B update (D15 = high, D12 = X)
The serial interface register (SIR) data are written to latch A and the double buffer latch contents are written to
latch B. The double buffer contents are unaffected. This program bit condition allows simultaneous output
updates of both DACs.
Serial
Interface
Register
D12 = X
D15 = High
Latch A
Latch B
Double
Buffer Latch
To DAC A
To DAC B
Figure 19. Latch A Write, Latch B Update
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| TLC5618IP | SERIAL INPUT LOADING, 12.5 us SETTLING TIME, 12-BIT DAC, PDIP8 |
| TLC5620CN | SERIAL INPUT LOADING, 10 us SETTLING TIME, 8-BIT DAC, PDIP14 |
| TLC5620CDR | SERIAL INPUT LOADING, 10 us SETTLING TIME, 8-BIT DAC, PDSO14 |
| TLC5620IDR | SERIAL INPUT LOADING, 10 us SETTLING TIME, 8-BIT DAC, PDSO14 |
| TLC5620CDG4 | SERIAL INPUT LOADING, 10 us SETTLING TIME, 8-BIT DAC, PDSO14 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| TLC5618AMFKB | 制造商:TI 制造商全稱:Texas Instruments 功能描述:PROGRAMMABLE DUAL 12-BIT DIGITAL-TO-ANALOG CONVERTERS |
| TLC5618AMJG | 制造商:TI 制造商全稱:Texas Instruments 功能描述:PROGRAMMABLE DUAL 12-BIT DIGITAL-TO-ANALOG CONVERTERS |
| TLC5618AMJGB | 制造商:TI 制造商全稱:Texas Instruments 功能描述:PROGRAMMABLE DUAL 12-BIT DIGITAL-TO-ANALOG CONVERTERS |
| TLC5618AQD | 功能描述:數(shù)模轉(zhuǎn)換器- DAC Dual 12bit Serial D RoHS:否 制造商:Texas Instruments 轉(zhuǎn)換器數(shù)量:1 DAC 輸出端數(shù)量:1 轉(zhuǎn)換速率:2 MSPs 分辨率:16 bit 接口類型:QSPI, SPI, Serial (3-Wire, Microwire) 穩(wěn)定時間:1 us 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:SOIC-14 封裝:Tube |
| TLC5618AQD | 制造商:Texas Instruments 功能描述:IC DAC 12BIT 1.21MSPS SOIC 制造商:Texas Instruments 功能描述:IC, DAC, 12BIT, 1.21MSPS, SOIC-8; Resolution (Bits):12bit; Sampling Rate:75kSPS; Input Channel Type:Serial; Supply Voltage Range:4.5V to 5.5V; Digital IC Case Style:SOIC; No. of Pins:8; Data Interface:Serial, SPI; DNL:1LSB ;RoHS Compliant: No |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。